전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

R8C2K 데이터시트(PDF) 288 Page - Renesas Technology Corp

부품명 R8C2K
상세설명  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  471 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C2K 데이터시트(HTML) 288 Page - Renesas Technology Corp

Back Button R8C2K Datasheet HTML 284Page - Renesas Technology Corp R8C2K Datasheet HTML 285Page - Renesas Technology Corp R8C2K Datasheet HTML 286Page - Renesas Technology Corp R8C2K Datasheet HTML 287Page - Renesas Technology Corp R8C2K Datasheet HTML 288Page - Renesas Technology Corp R8C2K Datasheet HTML 289Page - Renesas Technology Corp R8C2K Datasheet HTML 290Page - Renesas Technology Corp R8C2K Datasheet HTML 291Page - Renesas Technology Corp R8C2K Datasheet HTML 292Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 288 / 471 page
background image
R8C/2K Group, R8C/2L Group
16. Timers
Rev.1.10
Dec 21, 2007
Page 271 of 450
REJ09B0406-0110
16.4.8
Reset Synchronous PWM Mode
In this mode, 3 normal-phases and 3 counter-phases of the PWM waveform are output with the same period
(three-phase, sawtooth wave modulation, and no dead time).
Figure 16.112 shows a Block Diagram of Reset Synchronous PWM Mode, and Table 16.43 lists the Reset
Synchronous PWM Mode Specifications. Figures 16.113 to 16.120 show the Registers Associated with Reset
Synchronous PWM Mode and Figure 16.121 shows an Operating Example of Reset Synchronous PWM Mode.
Refer to Figure 16.111 Operating Example of PWM Mode (Duty 0%, Duty 100%) for an operating example
of PWM Mode with duty 0% and duty 100%.
Figure 16.112 Block Diagram of Reset Synchronous PWM Mode
Period
TRDIOC0
TRDIOB0
TRDIOD0
TRDIOA1
TRDIOC1
TRDIOB1
TRDIOD1
PWM1
PWM2
PWM3
Waveform control
TRDGRB0
register
TRDGRA1
register
TRDGRB1
register
Normal-phase
Counter-phase
TRDGRA0
register
TRDGRD0
register
TRDGRC1
register
TRDGRD1
register
TRDGRC0
register
Buffer(1)
Normal-phase
Counter-phase
Normal-phase
Counter-phase
NOTE:
1. When bits BFC0, BFD0, BFC1, and BFD1 in the TRDMR register are set to 1 (buffer register).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com