전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

R8C2K 데이터시트(PDF) 320 Page - Renesas Technology Corp

부품명 R8C2K
상세설명  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  471 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C2K 데이터시트(HTML) 320 Page - Renesas Technology Corp

Back Button R8C2K Datasheet HTML 316Page - Renesas Technology Corp R8C2K Datasheet HTML 317Page - Renesas Technology Corp R8C2K Datasheet HTML 318Page - Renesas Technology Corp R8C2K Datasheet HTML 319Page - Renesas Technology Corp R8C2K Datasheet HTML 320Page - Renesas Technology Corp R8C2K Datasheet HTML 321Page - Renesas Technology Corp R8C2K Datasheet HTML 322Page - Renesas Technology Corp R8C2K Datasheet HTML 323Page - Renesas Technology Corp R8C2K Datasheet HTML 324Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 320 / 471 page
background image
R8C/2K Group, R8C/2L Group
16. Timers
Rev.1.10
Dec 21, 2007
Page 303 of 450
REJ09B0406-0110
Figure 16.141 Registers TRDSR0 to TRDSR1 in PWM3 Mode
Timer RD Status Register i (i = 0 or 1)
Symbol
Address
After Reset
TRDSR0
0143h
11100000b
TRDSR1
0153h
11000000b
Bit Symbol
Bit Name
Function
RW
NOTES:
1.
2. Including w hen the BFji (j = C or D) bit in the TRDMR register is set to 1 (TRDGRji is used as the buffer register).
—
(b7-b6)
—
Nothing is assigned. If necessary, set to 0.
When read, the content is 1.
The w riting results are as follow s:
• This bit is set to 0 w hen the read result is 1 and 0 is w ritten to the same bit.
• This bit remains unchanged even if the read result is 0 and 0 is w ritten to the same bit (this bit remains
1 even if it is set to 1 from 0 after reading, and w riting 0).
• This bit remains unchanged if 1 is w ritten to it.
RW
RW
Input capture/compare match flag D
[Source for setting this bit to 0]
Write 0 after read(1).
[Source for setting this bit to 1]
When the value in the TRDi register
matches w ith the value in the TRDGRDi
register(2).
OVF
Input capture/compare match flag C
[Source for setting this bit to 0]
Write 0 after read(1).
[Source for setting this bit to 1]
When the value in the TRDi register
matches w ith the value in the TRDGRCi
register(2).
IMFC
Overflow flag
[Source for setting this bit to 0]
Write 0 after read(1).
[Source for setting this bit to 1]
When the TRDi register overflow s.
RW
IMFB
RW
Input capture/compare match flag A
[Source for setting this bit to 0]
Write 0 after read(1).
[Source for setting this bit to 1]
When the value in the TRDi register
matches w ith the value in the TRDGRAi
register.
Input capture/compare match flag B
[Source for setting this bit to 0]
Write 0 after read(1).
[Source for setting this bit to 1]
When the value in the TRDi register
matches w ith the value in the TRDGRBi
register.
IMFA
RW
b7 b6 b5 b4 b3 b2
IMFD
b1 b0
UDF
Underflow flag(1)
This bit is disabled in PWM3 mode.
RW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com