| 전자부품 데이터시트 검색엔진 |
|
HD6432351 데이터시트(PDF) 337 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD6432351 데이터시트(HTML) 337 Page - Renesas Technology Corp |
|
337 / 1025 page ![]() Section 8 Data Transfer Controller (DTC) Rev. 3.00 Sep 15, 2006 page 303 of 988 REJ09B0330-0300 The DTC transfer mode can be normal mode, repeat mode, or block transfer mode. The 24-bit SAR designates the DTC transfer source address and the 24-bit DAR designates the transfer destination address. After each transfer, SAR and DAR are independently incremented, decremented, or left fixed. Table 8.2 outlines the functions of the DTC. Table 8.2 DTC Functions Address Registers Transfer Mode Activation Source Transfer Source Transfer Destination • Normal mode One transfer request transfers one byte or one word Memory addresses are incremented or decremented by 1 or 2 Up to 65,536 transfers possible • Repeat mode One transfer request transfers one byte or one word Memory addresses are incremented or decremented by 1 or 2 After the specified number of transfers (1 to 256), the initial state resumes and operation continues • Block transfer mode One transfer request transfers a block of the specified size Block size is from 1 to 256 bytes or words Up to 65,536 transfers possible A block area can be designated at either the source or destination • IRQ • TPU TGI • SCI TXI or RXI • A/D converter ADI • DMAC DEND • Software 24 bits 24 bits |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |