| 전자부품 데이터시트 검색엔진 |
|
7641 데이터시트(PDF) 52 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7641 데이터시트(HTML) 52 Page - Renesas Technology Corp |
|
52 / 385 page ![]() Rev.2.00 Aug 28, 2006 page 35 of 113 7641 Group REJ09B0336-0200 HARDWARE FUNCTIONAL DESCRIPTION UTXD output (P84/UTXD1, P80/UTXD2/SRDY) D0 D1 SP ST D2 D3 D4 D5 D6 D7 P SP Transfer clock Tranmit enable bit Transmit buffer empty flag Transmit complete flag D0 D1 D2 D3 D4 D5 D6 D7 ST P D0 D1 ST Data set into UARTx transmit buffer register 1 Data transferring from UARTx transmit buffer register 1 to Transmit shift register 1 This timing applies to the conditions: •Character length = 8 bits •Parity enabled •1 stop bit q RTS (Request-to-Send) Function As a receiver, the UART can be configured to generate the Re- quest-to-Send (RTSx) handshaking signal. This is enabled by setting the RTS Function Enable Bit (bit 6 of UxCON) to “1”. When reception is enabled, that is the Receive Enable Bit is “1”, the RTSx pin goes “L” to inform a transmitter that reception is pos- sible. The RTSx pin goes “H” at reception starting and does “L” at receiving of the last bit. The delay time from the reception of the last stop bit to the asser- tion of RTSx is selectable using the RTS Assertion Delay Count Select Bits. BRGx (x = 1, 2) count source D0 URXD (P85/URXD1, P81/URXD2/SCLK) ST SP D1 D7 RTSx pin (P87/RTS1, P83/RTS2/STXD) Receive enable bit Receive buffer empty flag Transfer clock Transfer clock generated at falling edge of start bit and receive started Receive data latched Data transferring from UARTx receive register 1 to Receive buffer register 1 (Note) Note: When no RTS assertion delay, the RTSx pin goes “L”. The RTS assertion delay counts are selected by bits 4 to 7 of UARTx RTS control register. This timing applies to the conditions: •Character length = 8 bits •Parity enabled •1 stop bit Fig. 28 UARTx transmit timing (CTS function disbled) When the Receive Enable Bit is set to “0” or the Receive initializa- tion bit is set to “1”, the RTSx pin goes “H”. Even when the Receive Enable Bit is set to “1”, the RTSx pin goes “H” if detecting an invalid start bit. Figure 29 shows the UARTx receive timing. Fig. 29 UARTx transmit timing (RTS function enabled) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |