전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

7641 데이터시트(PDF) 73 Page - Renesas Technology Corp

부품명 7641
상세설명  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  385 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7641 데이터시트(HTML) 73 Page - Renesas Technology Corp

Back Button 7641 Datasheet HTML 69Page - Renesas Technology Corp 7641 Datasheet HTML 70Page - Renesas Technology Corp 7641 Datasheet HTML 71Page - Renesas Technology Corp 7641 Datasheet HTML 72Page - Renesas Technology Corp 7641 Datasheet HTML 73Page - Renesas Technology Corp 7641 Datasheet HTML 74Page - Renesas Technology Corp 7641 Datasheet HTML 75Page - Renesas Technology Corp 7641 Datasheet HTML 76Page - Renesas Technology Corp 7641 Datasheet HTML 77Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 385 page
background image
Rev.2.00
Aug 28, 2006
page 56 of 113
7641 Group
REJ09B0336-0200
HARDWARE
FUNCTIONAL DESCRIPTION
[USB Endpoint x (x = 1 to 4) OUT Control Register] OUT_CSR
This register contains the information and status of the respective
OUT endpoints 1 to 4. In the endpoint 0, all bits are reserved and
cannot be used (they will all be read out as “0”). The USB FCU
sets the OUT_PKT_RDY flag to “1” after a data packet has been
received into the OUT FIFO. After reading the data packet in the
OUT FIFO, clear this flag to “0”. However, if there is still data in the
OUT FIFO, the flag cannot be cleared even by writing “0” by soft-
ware.
USB endpoint x OUT control register (address 005A16)
OUT_CSR
OUT_PKT_RDY flag (OUTXCSR0)
0: Except the following condition (Note 3)
1: End of a data packet reception (Note 2)
OVER RUN flag (OUTXCSR1) (In isochronous data transfer)
0: No FIFO overrun (Note 2)
1: FIFO overrun occurred (Note 1)
SEND_STALL bit (OUTXCSR2) (Note 2)
0: Except the following condition
1: Transmitting STALL handshake signal
ISO/TOGGLE_INIT bit (OUTXCSR3) (Note 2)
0: Except the following condition
1: Initializing to endpoint used for isochronous transfer;
Enabling reception of DATA0 and DATA1 as PID (Initializing the
toggle)
FORCE_STALL flag (OUTXCSR4)
0: Except the following condition (Note 2)
1: Protocol error detected (Note 1)
DATA_ERR flag (OUTXCSR5)
0: Except the following condition (Note 2)
1: CRC or bit stuffing error detected in transferring isochronous data
(Note 1)
FLUSH bit (OUTXCSR6)
0: Except the following condition (Note 1)
1: Flush FIFO. (Note 2)
AUTO_CLR bit (OUTXCSR7) (Note 2)
0: AUTO_CLR disabled
1: AUTO_CLR enabled
b0
b7
Notes 1: This bit is automatically set to “1” or cleared to “0”.
2: The user must program to “1” or “0”.
3: When AUTO_CLR bit is “0”, the user must clear to “0”. When AUTO_CLR bit is “1”, this
bit is automatically cleared to “0”.
Fig. 48 Structure of USB endpoint x (x = 1 to 4) OUT control register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com