SH7708 datasheet(50/633 Pages) RENESAS

50 / 633 page

Table 2.5

Instruction Code Format

Item

Format

Explanation

Instruction

mnemonic

OP.Sz SRC,DEST

OP: Operation code

Sz: Size

SRC: Source

DEST: Destination

Rm: Source register

Rn: Destination register

imm: Immediate data

disp: Displacement

Instruction

code

MSB

↔ LSB

mmmm: Source register

nnnn: Destination register

0000: R0

0001: R1

...........

1111: R15

iiii: Immediate data

dddd: Displacement

Operation

→, ←

(xx)

M/Q/T

∧

<<n, >>n

Direction of transfer

Memory operand

Flag bits in SR

Logical AND of each bit

Logical OR of each bit

Exclusive OR of each bit

Logical NOT of each bit

n-bit shift

Privileged

mode

Indicates whether privileged mode applies

Execution

cycles

Value when no wait states are inserted

The execution cycles listed in the table are minimums. The

actual number of cycles may be increased in cases such

as the following:

1. When contention occurs between instruction fetches

and data access

2. When the destination register of the load instruction

(memory

→ register) and the register used by the next

instruction are the same

T bit

Value of T bit after instruction is executed

—: No change

Note:

Scaling (

×1, ×2, ×4) is performed according to the instruction operand size.

SH7708 데이터시트(PDF) 50 Page - Renesas Technology Corp

SH7708 데이터시트(HTML) 50 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL