전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SH7708 데이터시트(PDF) 143 Page - Renesas Technology Corp

부품명 SH7708
상세설명  SuperH??RISC engine
PDF  633 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7708 데이터시트(HTML) 143 Page - Renesas Technology Corp

Back Button SH7708 Datasheet HTML 139Page - Renesas Technology Corp SH7708 Datasheet HTML 140Page - Renesas Technology Corp SH7708 Datasheet HTML 141Page - Renesas Technology Corp SH7708 Datasheet HTML 142Page - Renesas Technology Corp SH7708 Datasheet HTML 143Page - Renesas Technology Corp SH7708 Datasheet HTML 144Page - Renesas Technology Corp SH7708 Datasheet HTML 145Page - Renesas Technology Corp SH7708 Datasheet HTML 146Page - Renesas Technology Corp SH7708 Datasheet HTML 147Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 143 / 633 page
background image
125
7.1.3
Register Configuration
Table 7.1 shows the user break controller registers.
Table 7.1
UBC Registers
Channel
Register
Initial Value*1
Access Size
Access Address
R/W
A
BARA
Undefined
Longword
H'FFFFFFB0
R/W
BASRA
Undefined
Byte
H'FFFFFFE4
R/W
BAMRA
Undefined
Byte
H'FFFFFFB4
R/W
BBRA
H'0000*2
Word
H'FFFFFFB8
R/W
B
BARB
Undefined
Longword
H'FFFFFFA0
R/W
BAMRB
Undefined
Byte
H'FFFFFFA4
R/W
BASRB
Undefined
Byte
H'FFFFFFE8
R/W
BBRB
H'0000*2
Word
H'FFFFFFA8
R/W
BDRB
Undefined
Longword
H'FFFFFF90
R/W
BDMRB
Undefined
Longword
H'FFFFFF94
R/W
Common
BRCR
H'0000*2
Word
H'FFFFFF98
R/W
Notes: 1. Value is retained in standby mode.
2. Initialized by power-on reset or manual reset.
7.1.4
Break Conditions and Register Settings
The relationship between break conditions and register settings is as follows:
1. Break conditions for channel A or B are set in the respective registers.
2. The address is set in the BARA or BARB register. ASID is set in the BASRA or BASRB
register. Whether the address is included in the break conditions, or whether or not masking is
to be performed, is set in the BAMA or BAMB bit of the BAMRA or BAMRB register. If
ASID is included in the conditions, this is set in the BASMA or BASMB bit of the BAMRA or
BAMRB register.
3. Bus cycle break conditions are set in the BBRA or BBRB register. Settings are instruction
fetch or data access, read or write, and data access size. In the case of an instruction fetch,
whether the break is to be made before or after instruction execution is set in the PCBA or
PCBB bit of the BRCR register.
4. For channel B, data can be included in the break conditions. Data is set in the BDRB register.
If data is to be masked, it is set in the BDMRB register. Data inclusion in or exclusion from
break conditions is set in the DBEB bit of the BRCR register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com