전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SH7708 데이터시트(PDF) 235 Page - Renesas Technology Corp

부품명 SH7708
상세설명  SuperH??RISC engine
PDF  633 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  RENESAS [Renesas Technology Corp]
홈페이지  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7708 데이터시트(HTML) 235 Page - Renesas Technology Corp

Back Button SH7708 Datasheet HTML 231Page - Renesas Technology Corp SH7708 Datasheet HTML 232Page - Renesas Technology Corp SH7708 Datasheet HTML 233Page - Renesas Technology Corp SH7708 Datasheet HTML 234Page - Renesas Technology Corp SH7708 Datasheet HTML 235Page - Renesas Technology Corp SH7708 Datasheet HTML 236Page - Renesas Technology Corp SH7708 Datasheet HTML 237Page - Renesas Technology Corp SH7708 Datasheet HTML 238Page - Renesas Technology Corp SH7708 Datasheet HTML 239Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 235 / 633 page
background image
217
Bits 5 and 4—Area 6 Address
OE/WE Assert Delay (A6TED1, A6TED0): These bits specify the
address to
OE/WE assert delay time for the PCMCIA interface connected to area 6.
Bit 5: A6TED1
Bit 4: A6TED0
Description
0
0
0.5 cycle delay
(Initial value)
1
1.5 cycle delay
1
0
2.5 cycle delay
1
3.5 cycle delay
Bits 3 and 2—Area 5
OE/WE Negate Address Delay (A5TEH1, A5TEH0): These bits specify the
OE/WE negate address delay time for the PCMCIA interface connected to area 5.
Bit 3: A5TEH1
Bit 2: A5TEH0
Description
0
0
0.5 cycle delay
(Initial value)
1
1.5 cycle delay
1
0
2.5 cycle delay
1
3.5 cycle delay
Bits 1 and 0—Area 6
OE/WE Negate Address Delay (A6TEH1, A6TEH0): These bits specify the
OE/WE negate address delay time for the PCMCIA interface connected to area 6.
Bit 1: A6TEH1
Bit 0: A6TEH0
Description
0
0
0.5 cycle delay
(Initial value)
1
1.5 cycle delay
1
0
2.5 cycle delay
1
3.5 cycle delay
10.2.8
Synchronous DRAM Mode Register (SDMR)
The synchronous DRAM mode register (SDMR) is written to via the synchronous DRAM address
bus and is a virtual 8-bit write-only register. It sets synchronous DRAM mode for areas 2 and 3.
SDMR settings must be made before synchronous DRAM is accessed.
Writes to the synchronous DRAM mode register use the address bus rather than the data bus. If the
value to be set is X and the SDMR address is Y, the value X is written in the synchronous DRAM
mode register by writing in address X + Y. Since A0 of the synchronous DRAM is connected to
A2 of the chip and A1 of the synchronous DRAM is connected to A3 of the chip, the value
actually written to the synchronous DRAM is the X value shifted two bits right. For example,
when H'0230 is written to the SDMR register of area 2, random data is written to the address



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com