전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8641DEC 데이터시트(PDF) 19 Page - Freescale Semiconductor, Inc

부품명 MPC8641DEC
상세설명  Integrated Host Processor Hardware Specifications
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8641DEC 데이터시트(HTML) 19 Page - Freescale Semiconductor, Inc

Back Button MPC8641DEC Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8641DEC Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8641DEC Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8641DEC Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8641DEC Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8641DEC Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8641DEC Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8641DEC Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC8641DEC Datasheet HTML 23Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 140 page
background image
MPC8641 and MPC8641D Integrated Host Processor Hardware Specifications, Rev. 1
Freescale Semiconductor
19
DDR and DDR2 SDRAM
Table 12 provides the PLL lock times.
6
DDR and DDR2 SDRAM
This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the
MPC8641. Note that DDR SDRAM is Dn_GVDD(typ) = 2.5 V and DDR2 SDRAM is
Dn_GVDD(typ) = 1.8 V.
6.1
DDR SDRAM DC Electrical Characteristics
Table 13 provides the recommended operating conditions for the DDR2 SDRAM component(s) of the
MPC8641 when Dn_GVDD(typ) = 1.8 V.
Table 11. RESET Initialization Timing Specifications
Parameter/Condition
Min
Max
Unit
Notes
Required assertion time of HRESET
100
μs
Minimum assertion time for SRESET_0 & SRESET_1
3
SYSCLKs
1
Platform PLL input setup time with stable SYSCLK
before HRESET negation
100
μs2
Input setup time for POR configs (other than PLL
config) with respect to negation of HRESET
4
SYSCLKs
1
Input hold time for all POR configs (including PLL
config) with respect to negation of HRESET
2
SYSCLKs
1
Maximum valid-to-high impedance time for actively
driven POR configs with respect to negation of
HRESET
5
SYSCLKs
1
Notes:
1. SYSCLK is the primary clock input for the MPC8641.
2 This is related to HRESET assertion time. Stable PLL configuration inputs are required when a stable SYSCLK is
applied. See the
MPC8641D Integrated Host Processor Reference Manual for more details on the power-on reset
sequence.
Table 12. PLL Lock Times
Parameter/Condition
Min
Max
Unit
Notes
(Platform and E600) PLL lock times
100
μs1
Local bus PLL
50
μs
Notes:
1. The PLL lock time for e600 PLLs require an additional 255 MPX_CLK cycles.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com