| 전자부품 데이터시트 검색엔진 |
|
MPC8313CVRGDDB 데이터시트(PDF) 63 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8313CVRGDDB 데이터시트(HTML) 63 Page - Freescale Semiconductor, Inc |
|
63 / 100 page ![]() MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2.1 Freescale Semiconductor 63 Package and Pin Listings Figure 55 shows the SPI timing in master mode (internal clock). Figure 55. SPI AC Timing in Master Mode (Internal Clock) Diagram 19 Package and Pin Listings This section details package parameters, pin assignments, and dimensions. The MPC8313E is available in a thermally enhanced plastic ball grid array (TEPBGAII), see Section 19.1, “Package Parameters for the MPC8313E TEPBGAII,” and Section 19.2, “Mechanical Dimensions of the MPC8313E TEPBGAII,” for information on the TEPBGAII. 19.1 Package Parameters for the MPC8313E TEPBGAII The package parameters are as provided in the following list. The package type is 27 mm × 27 mm, 516 TEPBGAII. Package outline 27 mm × 27 mm Interconnects 516 Pitch 1.00 mm Module height (typical) 2.25 mm Solder Balls 95.5 Sn/0.5 Cu/4 Ag (VR package), 62 Sn/36 Pb/2 Ag (ZQ package) Ball diameter (typical) 0.6 mm SPICLK (Output) tNIIXKH tNIKHOV Input Signals: SPIMISO (See Note) Output Signals: SPIMOSI (See Note) Note: The clock edge is selectable on SPI. tNIIVKH |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |