 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MPC8313CVRGDDB 데이터시트(PDF) 93 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8313CVRGDDB 데이터시트(HTML) 93 Page - Freescale Semiconductor, Inc |
|
|
93 / 100 page  MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2.1 Freescale Semiconductor 93 System Design Information Figure 61. JTAG Interface Connection HRESET HRESET From Target Board Sources HRESET 13 SRESET SRESET SRESET NC NC 11 VDD_SENSE 6 1 5 15 2 k Ω 10 k Ω 10 k Ω NVDD NVDD NVDD CHKSTP_IN CHKSTP_IN 8 TMS TDO TDI TCK TMS TDO TDI TCK 9 1 3 4 TRST 7 16 2 10 12 (if any) 14 2 Notes: 2. Key location; pin 14 is not physically present on the COP header. NVDD NVDD 10 k Ω NVDD TRST 10 k Ω NVDD 10 k Ω 10 k Ω CHKSTP_OUT CHKSTP_OUT 3 13 9 5 1 6 10 15 11 7 16 12 8 4 KEY No pin COP Connector Physical Pin Out 1 2 NC PORESET PORESET 1. Some systems require power to be fed from the application board into the debugger repeater card via the COP header. In this case the resistor value for VDD_SENSE should be around 20 Ω. NC |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
