전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

9202 데이터시트(PDF) 156 Page - STMicroelectronics

부품명 9202
상세설명  Flash Programmable System Devices with 8032 Microcontroller Core
PDF  175 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

9202 데이터시트(HTML) 156 Page - STMicroelectronics

Back Button 9202 Datasheet HTML 152Page - STMicroelectronics 9202 Datasheet HTML 153Page - STMicroelectronics 9202 Datasheet HTML 154Page - STMicroelectronics 9202 Datasheet HTML 155Page - STMicroelectronics 9202 Datasheet HTML 156Page - STMicroelectronics 9202 Datasheet HTML 157Page - STMicroelectronics 9202 Datasheet HTML 158Page - STMicroelectronics 9202 Datasheet HTML 159Page - STMicroelectronics 9202 Datasheet HTML 160Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 156 / 175 page
background image
UPSD3254A, UPSD3254BV, UPSD3253B, UPSD3253BV
156/175
Figure 78. Input to Output Disable / Enable
Table 120. CPLD Combinatorial Timing (5V Devices)
Note: 1. Fast Slew Rate output available on PA3-PA0, PB3-PB0, and PD2-PD1. Decrement times by given amount
2. tPD for MCU address and control signals refers to delay from pins on Port 0, Port 2, RD WR, PSEN and ALE to CPLD combinatorial
output (80-pin package only)
Table 121. CPLD Combinatorial Timing (3V Devices)
Note: 1. Fast Slew Rate output available on PA3-PA0, PB3-PB0, and PD2-PD1. Decrement times by given amount
2. tPD for MCU address and control signals refers to delay from pins on Port 0, Port 2, RD WR, PSEN and ALE to CPLD combinatorial
output (80-pin package only)
Symbol
Parameter
Conditions
Min
Max
PT
Aloc
Turbo
Off
Slew
rate(1)
Unit
tPD
(2)
CPLD Input Pin/Feedback to
CPLD Combinatorial Output
20
+ 2
+ 10
– 2
ns
tEA
CPLD Input to CPLD Output
Enable
21
+ 10
– 2
ns
tER
CPLD Input to CPLD Output
Disable
21
+ 10
– 2
ns
tARP
CPLD Register Clear or Preset
Delay
21
+ 10
– 2
ns
tARPW
CPLD Register Clear or Preset
Pulse Width
10
+ 10
ns
tARD
CPLD Array Delay
Any
macrocell
11
+ 2
ns
Symbol
Parameter
Conditions
Min
Max
PT
Aloc
Turbo
Off
Slew
rate(1)
Unit
tPD
(2)
CPLD Input Pin/Feedback to
CPLD Combinatorial Output
40
+ 4
+ 20
– 6
ns
tEA
CPLD Input to CPLD Output
Enable
43
+ 20
– 6
ns
tER
CPLD Input to CPLD Output
Disable
43
+ 20
– 6
ns
tARP
CPLD Register Clear or
Preset Delay
40
+ 20
– 6
ns
tARPW
CPLD Register Clear or
Preset Pulse Width
25
+ 20
ns
tARD
CPLD Array Delay
Any
macrocell
25
+ 4
ns
tER
tEA
INPUT
INPUT TO
OUTPUT
ENABLE/DISABLE
AI02863



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com