TMC2193KJC datasheet(53/72 Pages) CADEKA

53 / 72 page

PRODUCT SPECIFICATION

TMC2193

REV. 1.0 3/26/03

Control Register Deﬁnitions (continued)

Timing Register (0x29)

76543210

Reg

Bit

Name

Description

7-0

Equalization Pulse High Duration.

This 8 bit register holds 8 LSB’s of EH, The addition of 256 or 512 is

controlled by T512. The range is either 256 to 511 PCK cycles or 512 to

767 PCK cycles.

Timing Register (0x2A)

76543210

Reg

Bit

Name

Description

7-0

Vertical Sync Pulse Low Duration.

This 8 bit register holds 8 LSB’s of SL, The addition of 256 or 512 is

controlled by T512. The range is either 256 to 511 PCK cycles or 512 to

767 PCK cycles.

Timing Register (0x2B)

76543210

Reg

Bit

Name

Description

7-0

Vertical Sync Pulse High Duration.

This 8 bit register holds a value extending from 0 to 255 PCK cycles.

Timing Register (0x2C)

76543210

Reg

Bit

Name

Description

7-0

Front Porch Duration.

This 8 bit register holds a value extending from 0 to 255 PCK cycles.

TMC2193KJC 데이터시트(PDF) 53 Page - Cadeka Microcircuits LLC.

TMC2193KJC 데이터시트(HTML) 53 Page - Cadeka Microcircuits LLC.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

데이터시트 다운로드

링크 URL