TMC2193KJC datasheet(28/72 Pages) CADEKA

28 / 72 page

TMC2193

PRODUCT SPECIFICATION

REV. 1.0 3/26/03

Analog outputs of the TMC2193 are driven by four 10 bit

D/A converters and separate 9 bit reference D/A converter,

operating at twice the pixel rate. The outputs drive standard

video levels into 37.5 or 75 Ohm loads. An internal voltage

reference is used to provide reference current for the D/A

converters. For more accurate levels, an external ﬁxed or

variable voltage reference source is accommodated. The

video signal levels from the TMC2193 may be adjusted by

varying the common Vref or the four independent Rrefs.

Each video D/A converter has an independent reference

resistor that can adjust the output gain, with the exception of

the reference D/A whose reference resistor is shared with

DAC1. D/A Matching is achieved by trimming the each

external reference resistor of each D/A.

Digital Composite Output

In addition, the TMC2193 supplies a 10 bit digital composite

signal on pins D[7:0] and FLD[2:1]. The digital composite

output can be either an interpolated signal on a non-interpo-

lated signal, this controlled by the control register

SEL_CLK.

Ancillary Data

Control Registers for this section

The TMC2193 is designed to accept 15 words of ancillary

data after the active video pixels at the end of each horizontal

line. Ancillary data may occur once per line, once per ﬁeld,

once per eight ﬁelds, on random lines, or not al all. The

TMC2193 does not assume ancillary data is present on a reg-

ular basis.

Note:

1. P = odd parity bit, x = reserved bit will be ignored

The ﬁrst three words of ancillary data comprise the TRS sig-

nal (ANC2-0) which indicates the end of active video. Also

known as the Ancillary data header, the TRS signal is a 00h,

FFh, FFh sequence. Except for the TRS words, ancillary data

bit 0 (B0, LSB) is odd parity for B7-1.

The data type word (TT) is used to specify the ancillary data

type. The TMC2193 compares this 7 bit value with the con-

tents of the ANCID control register. If there is a match, the

ancillary data will be processed. If there is no match, the

TMC2193 ignores ancillary data.

The word count data (D11-0 in MM, LL) in the ancillary data

packet indicate the number of words in ancillary data.

Ancillary phase data is used to program the MSBs of the

PHASE register. ANCPHEN and PHV determine how ancil-

lary phase data is used. When ancillary data is not present,

the TMC2193 assumes PHV = LOW.

Address

Bit(s)

Name

0x07

ANCFREN

0x07

ANCPHEN

0x07

ANCTREN

0x08

7-0

ANCID

Table 18. Ancillary Data Format

Word ID

Description

ANC2

Ancillary Data Header (Timing

Reference Signal)

00000000

ANC1

11111111

ANC0

11111111

Data Type

TT6

TT5

TT4

TT3

TT2

TT1

TT0

Word

D11

D10

Count

FIELD

Field ID/Synchronous Video Flag

SVF

reserved

xxxxxxx

PH1

Subcarrier Phase

PHV

PH12

PH11

PH10

PH9

PH8

PH7

PH0

PH6

PH5

PH4

PH3

PH2

PH1

PH0

FR4

Subcarrier Frequency

FRV

FR31

FR30

FR29

FR28

FR3

FR27

FR26

FR25

FR24

FR23

FR22

FR21

FR2

FR20

FR19

FR18

FR17

FR16

FR15

FR14

FR1

FR13

FR12

FR11

FR10

FR9

FR8

FR7

FR0

FR6

FR5

FR4

FR3

FR2

FR1

FR0

TMC2193KJC 데이터시트(PDF) 28 Page - Cadeka Microcircuits LLC.

TMC2193KJC 데이터시트(HTML) 28 Page - Cadeka Microcircuits LLC.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

데이터시트 다운로드

링크 URL