전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ATmega16U4 데이터시트(PDF) 39 Page - ATMEL Corporation

부품명 ATmega16U4
상세설명  8-bit Microcontroller with 16/32K Bytes of ISP Flash and USB Controller
PDF  408 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATmega16U4 데이터시트(HTML) 39 Page - ATMEL Corporation

Back Button ATmega16U4 Datasheet HTML 35Page - ATMEL Corporation ATmega16U4 Datasheet HTML 36Page - ATMEL Corporation ATmega16U4 Datasheet HTML 37Page - ATMEL Corporation ATmega16U4 Datasheet HTML 38Page - ATMEL Corporation ATmega16U4 Datasheet HTML 39Page - ATMEL Corporation ATmega16U4 Datasheet HTML 40Page - ATMEL Corporation ATmega16U4 Datasheet HTML 41Page - ATMEL Corporation ATmega16U4 Datasheet HTML 42Page - ATMEL Corporation ATmega16U4 Datasheet HTML 43Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 408 page
background image
39
7766D–AVR–01/09
ATmega16U4/ATmega32U4
6.9
PLL
The PLL is used to generate internal high frequency (up to 96MHz) clock for USB interface
and/or High Speed Timer module, the PLL input is supplied from an external low-frequency
clock (the crystal oscillator or external clock input pin from XTAL1).
6.9.1
Internal PLL
The internal PLL in ATmega16U4/ATmega32U4 generates a clock frequency between 32MHz
and 96 MHz from nominally 8MHz input.
The source of the 8MHz PLL input clock is the output of the internal PLL clock prescaler that
generates the 8MHz from the clock source multiplexer output (See Section 6.9.2 for PLL inter-
face). The PLL prescaler allows a direct connection (8MHz oscillator) or a divide-by-2 stage for a
16MHz clock input.
The PLL output signal enters the PLL Postcaler stage before being distributed to the USB and
High Speed Timer modules. Each of these modules can choose an independent division ratio.
Figure 6-4.
PLL Clocking System
6.9.2
PLL Control and Status Register – PLLCSR
• Bit 7..5 – Res: Reserved Bits
These bits are reserved bits in the ATmega16U4/ATmega32U4 and always read as zero.
• Bit 4 – PINDIV PLL Input Prescaler (1:1, 1:2)
These bits allow to configure the PLL input prescaler to generate the 8MHz input clock for the
PLL from either a 8 or 16 MHz input.
When using a 8 MHz clock source, this bit must be set to 0 before enabling PLL (1:1).
When using a 16 MHz clock source, this bit must be set to 1 before enabling PLL (1:2).
• Bit 3..2 – Res: Reserved Bits
These bits are reserved bits in the ATmega16U4/ATmega32U4 and always read as zero.
8 MHz
RC OSCILLATOR
XTAL1
XTAL2
XTAL
OSCILLATOR
PLL
PLLE
Lock
Detector
clkTMR
To System
Clock Prescaler
clk
8MHz
PLL clock
Prescaler
PINDIV
PDIV3..0
clkUSB
/2
/1.5
PLLTM1:0
PLLUSB
0
1
PINMUX
0
1
01
10
11
CKSEL3:0
PLOCK
Bit
7
65
43
21
0
$29 ($29)
PINDIV
PLLE
PLOCK
PLLCSR
Read/Write
R
R
R
R/W
R
R
R/W
R
Initial Value
0
0
0
0
0
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com