ATmega16HVB datasheet(80/273 Pages) ATMEL

80 / 273 page

8042A–AVR–07/09

ATmega16HVB/32HVB

16.2

External Clock Source

An external clock source applied to the Tn pin can be used as Timer/Counter clock (clk

Tn). The

Tn pin is sampled once every system clock cycle by the pin synchronization logic. The synchro-

nized (sampled) signal is then passed through the edge detector. Figure 16-2 shows a functional

equivalent block diagram of the Tn synchronization and edge detector logic. The registers are

clocked at the positive edge of the internal system clock (clk

I/O). The latch is transparent in the

high period of the internal system clock.

The edge detector generates one clk

Tn pulse for each positive (CSn2:0 = 7) or negative (CSn2:0

= 6) edge it detects. See Table 16-1 on page 81 for details.

Figure 16-2. Tn Pin Sampling

The synchronization and edge detector logic introduces a delay of 2.5 to 3.5 system clock cycles

from an edge has been applied to the Tn pin to the counter is updated.

Enabling and disabling of the clock input must be done when Tn has been stable for at least one

system clock cycle, otherwise it is a risk that a false Timer/Counter clock pulse is generated.

Each half period of the external clock applied must be longer than one system clock cycle to

ensure correct sampling. The external clock must be guaranteed to have less than half the sys-

tem clock frequency (f

ExtClk < fclk_I/O/2) given a 50/50% duty cycle. Since the edge detector uses

sampling, the maximum frequency of an external clock it can detect is half the sampling fre-

quency (Nyquist sampling theorem). However, due to variation of the system clock frequency

and duty cycle caused by Oscillator source (crystal, resonator, and capacitors) tolerances, it is

recommended that maximum frequency of an external clock source is less than f

clk_I/O/2.5.

An external clock source can not be prescaled.

Note:

The synchronization logic on the input pins (

Tn) is shown in Figure 16-2.

Tn_sync

(To Clock

Select Logic)

Edge Detector

Synchronization

clk

I/O

ATmega16HVB 데이터시트(PDF) 80 Page - ATMEL Corporation