 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ATmega16HVB 데이터시트(PDF) 145 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATmega16HVB 데이터시트(HTML) 145 Page - ATMEL Corporation |
|
|
145 / 273 page  145 8042A–AVR–07/09 ATmega16HVB/32HVB 24.7.8 BPCOCD – Battery Protection Charge-Over-current Detection Level Register • Bits 7:0 –COCDL7:0: Charge Over-current Detection Level These bits sets the R SENSE voltage level for detection of Charge Over-current, as defined in Table 24-5 on page 145. Note: Due to synchronization of parameters between clock domains, a guard time of 3 ULP oscillator cycles + 3 CPU clock cycles is required between each time the BPCOCD register is written. Any writing to the BPCOCD register during this period will be ignored. 24.7.9 BPDHCD – Battery Protection Discharge-High-current Detection Level Register • Bits 7:0 – DHCDL7:0: Discharge High-current Detection Level These bits sets the R SENSE voltage level for detection of DischargeHigh-current, as defined in Table 24-5 on page 145. Note: Due to synchronization of parameters between clock domains, a guard time of 3 ULP oscillator cycles + 3 CPU clock cycles is required between each time the BPDHCD register is written. Any writing to the BPDHCD register during this period will be ignored. 24.7.10 BPCHCD – Battery Protection Charge-High-current Detection Level Register • Bits 7:0 –CHCDL7:0: Charge High-current Detection Level These bits sets the R SENSE voltage level for detection of Charge High-current, as defined in Table 24-5 on page 145. Note: Due to synchronization of parameters between clock domains, a guard time of 3 ULP oscillator cycles + 3 CPU clock cycles is required between each time the BPCHCD register is written. Any writing to the BPCHCD register during this period will be ignored. Bit 765 432 10 (0xF7) COCDL[7:0] BPCOCD Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Initial Value 1 1 1 1 0 0 1 1 Bit 765 432 10 (0xF8) DHCDL[7:0] BPDHCD Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Initial Value 1 1 1 1 0 0 1 1 Bit 765 4321 0 (0xF9) CHCDL[7:0] BPCHCD Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Initial Value 111 1001 1 Table 24-5. DL[7:0] with corresponding R SENSE voltage levels for all Current Detection Level Registers (BPSCD, BPDOCD, BPCOCD, BPDHCD, BPCHCD). Current Protection Detection Levels DL[7:0] Min. Typ. (mV) Max. 0xF3 20 0xF4 25 0xF5 30 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
