전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AS3525 데이터시트(PDF) 51 Page - ams AG

부품명 AS3525
상세설명  Advanced Audio Processor System
PDF  194 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMSCO [ams AG]
홈페이지  http://www.ams.com
Logo AMSCO - ams AG

AS3525 데이터시트(HTML) 51 Page - ams AG

Back Button AS3525 Datasheet HTML 47Page - ams AG AS3525 Datasheet HTML 48Page - ams AG AS3525 Datasheet HTML 49Page - ams AG AS3525 Datasheet HTML 50Page - ams AG AS3525 Datasheet HTML 51Page - ams AG AS3525 Datasheet HTML 52Page - ams AG AS3525 Datasheet HTML 53Page - ams AG AS3525 Datasheet HTML 54Page - ams AG AS3525 Datasheet HTML 55Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 194 page
background image
AS3525-A/-B C22O22
Data Sheet, Confidential
© 2005-2009, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
Revision 1.13
51
- 194
GPIO data register
Table 29 GPIO data register
Name
Base
Default
GPIO1_DATA
GPIO2_DATA
GPIO3_DATA
GPIO4_DATA
AS3525_GPIO1_BASE
AS3525_GPIO2_BASE
AS3525_GPIO3_BASE
AS3525_GPIO4_BASE
0xC80B0000
0xC80C0000
0xC80D0000
0xC80E0000
GPIO data register
Offset: 0x000
In software control mode (GPIO1_AFSEL,...), values written in this register are
transferred onto the GPOUT pins if the respective pins have been configured as
outputs through the GPIO1_DIR, .. .
So that GPIO bits can be set without affect to other pins in a single write operation, the
address bus is used as a mask on read/write operation. The data register covers 256
locations in the address space. The eight address lines used are PADDR[9:2]. During a
write, only GPIO1_DATA,... bits corresponding to HIGH address bits are updated.
During a read all data bits corresponding to HIGH address bits are read, the other bits
are zero.
A read from this register returns the last bit value written if the respective pins are
configured as output, or it returns the value on the corresponding input GPIN bit when
these are configured as inputs. All bits are cleared by a reset.
Bit
Bit Name
Default
Access
Bit Description
7:0
GPIO data register
00000000
RW
Input data, output data.
GPIO data direction register
Table 30 GPIO data direction register
Name
Base
Default
GPIO1_DIR
GPIO2_DIR
GPIO3_DIR
GPIO4_DIR
AS3525_GPIO1_BASE
AS3525_GPIO2_BASE
AS3525_GPIO3_BASE
AS3525_GPIO4_BASE
0xC80B0000
0xC80C0000
0xC80D0000
0xC80E0000
GPIO data direction register
Offset: 0x400
Bits set to HIGH configure corresponding pin to be an output. Clearing a bit configures
the pin to be input. All bits are cleared by a reset.
Bit
Bit Name
Default
Access
Bit Description
7:0
GPIO data direction
register
00000000
RW
0: pins input
1: pins output



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com