MPC8323E_10 datasheet(7/82 Pages) FREESCALE

7 / 82 page

MPC8323E PowerQUICC™ II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 3

Freescale Semiconductor

Electrical Characteristics

2.1.2

Power Supply Voltage Specification

Table 2 provides the recommended operating conditions for the MPC8323E. Note that these values are the

recommended and tested operating conditions. Proper device operation outside of these conditions is not

guaranteed.

Figure 2 shows the undershoot and overshoot voltages at the interfaces of the MPC8323E

Figure 2. Overshoot/Undershoot Voltage for GVDD/OVDD

Table 2. Recommended Operating Conditions

Characteristic

Symbol

Recommended

Value

Unit

Notes

Core supply voltage

VDD

1.0 V ± 50 mV

PLL supply voltage

AVDD

1.0 V ± 50 mV

DDR1 and DDR2 DRAM I/O voltage

GVDD

2.5 V ± 125 mV

1.8 V ± 90 mV

PCI, local bus, DUART, system control and power management,

I2C, SPI, and JTAG I/O voltage

OVDD

3.3 V ± 300 mV

Junction temperature

TA/TJ

0 to 105

°C2

Note:

1. GVDD, OVDD, AVDD, and VDD must track each other and must vary in the same direction—either in the positive or negative

direction.

2. Minimum temperature is specified with TA; maximum temperature is specified with TJ.

GND

GND – 0.3 V

GND – 0.7 V

Not to Exceed 10%

G/OVDD + 20%

G/OVDD

G/OVDD + 5%

of tinterface

1. tinterface refers to the clock period associated with the bus clock interface.

VIH

VIL

Note:

MPC8323E 데이터시트(PDF) 7 Page - Freescale Semiconductor, Inc

MPC8323E 데이터시트(HTML) 7 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

데이터시트 다운로드

링크 URL