| 전자부품 데이터시트 검색엔진 |
|
MPC8323E 데이터시트(PDF) 2 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8323E 데이터시트(HTML) 2 Page - Freescale Semiconductor, Inc |
|
2 / 82 page ![]() MPC8323E PowerQUICC™ II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 3 2 Freescale Semiconductor Overview 1Overview The MPC8323E incorporates the e300c2 (MPC603e-based) core built on Power Architecture™ technology, which includes 16 Kbytes of L1 instruction and data caches, dual integer units, and on-chip memory management units (MMUs). The e300c2 core does not contain a floating point unit (FPU). The MPC8323E also includes a 32-bit PCI controller, four DMA channels, a security engine, and a 32-bit DDR1/DDR2 memory controller. A new communications complex based on QUICC Engine™ technology forms the heart of the networking capability of the MPC8323E. The QUICC Engine block contains several peripheral controllers and a 32-bit RISC controller. Protocol support is provided by the main workhorses of the device—the unified communication controllers (UCCs). Note that the MPC8321 and MPC8321E do not support UTOPIA. A block diagram of the MPC8323E is shown in Figure 1. Figure 1. MPC8323E Block Diagram Each of the five UCCs can support a variety of communication protocols: 10/100 Mbps Ethernet, serial ATM, HDLC, UART, and BISYNC—and, in the MPC8323E and MPC8323, multi-PHY ATM and ATM support for up to OC-3 speeds. Local Baud Rate Generators Parallel I/O Accelerators Single 32-Bit RISC CP 3 MII/RMII 4 TDM Ports 1 UL2/8-Bit QUICC Engine Block Security Engine (SEC 2.2) PCI DDR Multi-User RAM Serial DMA and 2 Virtual DMAs Serial Interface Time Slot Assigner MPC8323E System Interface Unit (SIU) System Reset Clock Synthesizer Protection and Configuration Interrupt Controller 4 Channel DMA Bus Arbitration DUART I2C PCI Controller Local Bus Memory Controllers GPCM/UPM 32-Bit DDR1/DDR2 Interface Unit Timers, Power Management, and JTAG/COP 16 KB D-Cache 16 KB I-Cache e300c2 Core Integer Unit (IU1) Integer Unit (IU2) Classic G2 MMUs |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |