| 전자부품 데이터시트 검색엔진 |
|
STM8S105C4B3 데이터시트(PDF) 11 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S105C4B3 데이터시트(HTML) 11 Page - STMicroelectronics |
|
11 / 127 page ![]() Block diagram 3 Figure 1: STM8S105xx access line block diagram XTAL 1-16 MHz RC int. 16 MHz RC int. 128 kHz STM8 core Debug/SWIM I 2 C SPI UART2 16-bit general purpose AWU timer Reset block Reset POR BOR Clock controller Detector Clock to peripherals and core 8 Mbit/s Up to 10 channels Window WDG Independent WDG Up to 32 Kbytes 1 Kbytes Up to 2 Kbytes Boot ROM ADC1 Reset 400 Kbit/s Single wire debug interf. program Flash 16-bit advanced control timer (TIM1) timers (TIM2, TIM3) 8-bit basic timer (TIM4) data EEPROM RAM Master/slave autosynchro LIN master SPI emul. Beeper 1/2/4 kHz beep 5 CAPCOM channels Up to 4 CAPCOM channels +3 Up to complementary outputs 11/127 DocID14771 Rev 9 Block diagram STM8S105xx |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |