| 전자부품 데이터시트 검색엔진 |
|
STM8S207MBT3B 데이터시트(PDF) 57 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S207MBT3B 데이터시트(HTML) 57 Page - STMicroelectronics |
|
57 / 103 page ![]() STM8S207xx, STM8S208xx Electrical characteristics Doc ID 14733 Rev 9 57/103 Figure 12. fCPUmax versus VDD 10.3.1 VCAP external capacitor Stabilization for the main regulator is achieved connecting an external capacitor CEXT to the VCAP pin. CEXT is specified in Table 18. Care should be taken to limit the series inductance to less than 15 nH. Figure 13. External capacitor CEXT 1. Legend: ESR is the equivalent series resistance and ESL is the equivalent inductance. Table 19. Operating conditions at power-up/power-down Symbol Parameter Conditions Min Typ Max Unit tVDD VDD rise time rate 2(1) 1. Guaranteed by design, not tested in production. ∞ µs/V VDD fall time rate 2(1) ∞ tTEMP Reset release delay VDD rising 1.7(1) ms VIT+ Power-on reset threshold 2.65 2.8 2.95 V VIT- Brown-out reset threshold 2.58 2.73 2.88 V VHYS(BOR) Brown-out reset hysteresis 70 mV fCPU [MHz] SUPPLY VOLTAGE [V] 24 12 8 4 0 2.95 4.0 5.0 FUNCTIONALITY FUNCTIONALITY GUARANTEED @ TA -40 to 125 °C NOT GUARANTEED IN THIS AREA 16 5.5 FUNCTIONALITY GUARANTEED @ TA -40 to 105 °C C Rleak ESR ESL |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |