| 전자부품 데이터시트 검색엔진 |
|
PIC16F193X 데이터시트(PDF) 64 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC16F193X 데이터시트(HTML) 64 Page - Microchip Technology |
|
64 / 418 page ![]() PIC16F193X/LF193X DS41364A-page 62 Preliminary © 2008 Microchip Technology Inc. 3.5 Brown-Out Reset (BOR) Brown-out Reset is enabled by programming the BOREN<1:0> bits in the Configuration register. The brown-out trip point is selectable from two trip points via the BORV bit in the Configuration register. Between the POR and BOR, complete voltage range coverage for execution protection can be imple- mented. Two bits are used to enable the BOR. When BOREN = 11, the BOR is always enabled. When BOREN = 10, the BOR is enabled, but disabled during Sleep. When BOREN = 01, the BOR is controlled by the SBOREN bit of the BORCON register. When BOREN = 00, the BOR is disabled. If VDD falls below VBOR for greater than parameter (TBOR) (see Section 28.0 “Electrical Specifica- tions”), the Brown-out situation will reset the device. This will occur regardless of VDD slew rate. A Reset is not ensured to occur if VDD falls below VBOR for more than parameter (TBOR). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above VBOR, the Power-up Timer will execute a 64 ms Reset. TABLE 3-4: BOR OPERATING MODES FIGURE 3-4: BROWN-OUT SITUATIONS BOREN Config bits SBOREN Device Mode BOR Mode Device Operation upon release of POR Device Operation upon wake- up from Sleep BOR_ON (11) X X Active Waits for BOR ready(1) BOR_NSLEEP (10) X Awake Active Waits for BOR ready BOR_NSLEEP (10) X Sleep Disabled BOR_SBOREN (01) 1 X Active Begins immediately BOR_SBOREN (01) 0 X Disabled Begins immediately BOR_OFF (00) X X Disabled Begins immediately Note 1: Even though this case specifically waits for the BOR, the BOR is already operating, so there is no delay in startup. 64 ms(1) VBOR VDD Internal Reset VBOR VDD Internal Reset 64 ms(1) < 64 ms 64 ms(1) VBOR VDD Internal Reset Note 1: 64 ms delay only if PWRTE bit is programmed to ‘0’. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |