PC912XDP512F0MPVR datasheet(744/1348 Pages) FREESCALE

744 / 1348 page

Chapter 20 S12X Debug (S12XDBGV3) Module

MC9S12XDP512 Data Sheet, Rev. 2.21

746

Freescale Semiconductor

The trace buffer is visible through a 2-byte window in the register address map and can be read out using

standard 16-bit word reads. Tracing is disabled when the MCU system is secured.

20.1.3

Features

•

Four comparators (A, B, C, and D)

— Comparators A and C compare the full address bus and full 16-bit data bus

— Comparators A and C feature a data bus mask register

— Comparators B and D compare the full address bus only

— Each comparator can be conﬁgured to monitor either S12XCPU or XGATE buses

— Each comparator features control of R/W and byte/word access cycles

— Comparisons can be used as triggers for the state sequencer

•

Three comparator modes

— Simple address/data comparator match mode

— Inside address range mode, Addmin

≤ Address ≤ Addmax

— Outside address range match mode, Address

< Addmin or Address > Addmax

•

Two types of triggers

— Tagged — This triggers just before a speciﬁc instruction begins execution

— Force — This triggers on the ﬁrst instruction boundary after a match occurs.

•

Three types of breakpoints

— S12XCPU breakpoint entering BDM on breakpoint (BDM)

— S12XCPU breakpoint executing SWI on breakpoint (SWI)

— XGATE breakpoint

•

Three trigger modes independent of comparators

— External instruction tagging (associated with S12XCPU instructions only)

— XGATE S/W breakpoint request

— TRIG Immediate software trigger

•

Four trace modes

— Normal: change of ﬂow (COF) PC information is stored (see Section 20.4.5.2.1) for change of

ﬂow deﬁnition.

— Loop1: same as Normal but inhibits consecutive duplicate source address entries

— Detail: address and data for all cycles except free cycles and opcode fetches are stored

— Pure PC: All program counter addresses are stored.

•

4-stage state sequencer for trace buffer control

— Tracing session trigger linked to Final State of state sequencer

— Begin, End, and Mid alignment of tracing to trigger

20.1.4

Modes of Operation

The S12XDBG module can be used in all MCU functional modes.

PC912XDP512F0MPVR 데이터시트(PDF) 744 Page - Freescale Semiconductor, Inc

PC912XDP512F0MPVR 데이터시트(HTML) 744 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL