352 datasheet(71/95 Pages) INTEL

71 / 95 page

Datasheet

Land Listing and Signal Descriptions

RSP#

Input

RSP# (Response Parity) is driven by the response agent (the agent

responsible for completion of the current transaction) during

assertion of RS[2:0]#, the signals for which RSP# provides parity

protection. It must connect to the appropriate pins/lands of all

processor FSB agents.

A correct parity signal is high if an even number of covered signals

are low and low if an odd number of covered signals are low. While

RS[2:0]# = 000, RSP# is also high, since this indicates it is not

being driven by any agent ensuring correct parity.

SKTOCC#

Output

SKTOCC# (Socket Occupied) will be pulled to ground by the

processor. System board designers may use this signal to determine

if the processor is present.

SMI#

Input

SMI# (System Management Interrupt) is asserted asynchronously

by system logic. On accepting a System Management Interrupt, the

processor saves the current state and enter System Management

Mode (SMM). An SMI Acknowledge transaction is issued, and the

processor begins program execution from the SMM handler.

If SMI# is asserted during the de-assertion of RESET#, the

processor will tri-state its outputs.

STPCLK#

Input

STPCLK# (Stop Clock), when asserted, causes the processor to

enter a low power Stop-Grant state. The processor issues a Stop-

Grant Acknowledge transaction, and stops providing internal clock

signals to all processor core units except the FSB and APIC units.

The processor continues to snoop bus transactions and service

interrupts while in Stop-Grant state. When STPCLK# is de-asserted,

the processor restarts its internal clock to all units and resumes

execution. The assertion of STPCLK# has no effect on the bus clock;

STPCLK# is an asynchronous input.

TCK

Input

TCK (Test Clock) provides the clock input for the processor Test Bus

(also known as the Test Access Port).

TDI

Input

TDI (Test Data In) transfers serial test data into the processor. TDI

provides the serial input needed for JTAG specification support.

TDO

Output

TDO (Test Data Out) transfers serial test data out of the processor.

TDO provides the serial output needed for JTAG specification

support.

TESTHI[13:0]

Input

TESTHI[13:0] must be connected to the processor’s appropriate

power source (refer to VTT_OUT_LEFT and VTT_OUT_RIGHT signal

description) through a resistor for proper processor operation. See

Section 2.4 for more details.

THERMDA

Other

Thermal Diode Anode. See Section 5.2.6.

THERMDC

Other

Thermal Diode Cathode. See Section 5.2.6.

Table 25.

Signal Description (Sheet 1 of 9)

Name

Type

Description

352 데이터시트(PDF) 71 Page - Intel Corporation

352 데이터시트(HTML) 71 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

데이터시트 다운로드

링크 URL