352 datasheet(25/95 Pages) INTEL

25 / 95 page

Datasheet

Electrical Specifications

2.6.2

GTL+ Asynchronous Signals

Legacy input signals such as A20M#, IGNNE#, INIT#, SMI#, and STPCLK# use CMOS

input buffers. All of these signals follow the same DC requirements as GTL+ signals;

however, the outputs are not actively driven high (during a logical 0 to 1 transition) by

the processor. These signals do not have setup or hold time specifications in relation to

BCLK[1:0].

All of the GTL+ Asynchronous signals are required to be asserted/de-asserted for at

least six BCLKs in order for the processor to recognize the proper signal state. See

Section 2.6.3 for the DC specifications for the GTL+ Asynchronous signal groups. See

Section 6.2 for additional timing requirements for entering and leaving the low power

states.

2.6.3

Processor DC Specifications

The processor DC specifications in this section are defined at the processor core (pads)

unless otherwise stated. All specifications apply to all frequencies and cache sizes

unless otherwise stated.

Table 10.

GTL+ Signal Group DC Specifications

Symbol

Parameter

Min

Max

Unit

Notes1

NOTES:

1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.

VIL

Input Low Voltage

0.0

GTLREF – (0.10 * VTT)V

2, 3

2. VIL is defined as the voltage range at a receiving agent that will be interpreted as a logical low value.

3. The VTT referred to in these specifications is the instantaneous VTT.

VIH

Input High Voltage

GTLREF + (0.10 * VTT)VTT

4, 5, 3

4. VIH is defined as the voltage range at a receiving agent that will be interpreted as a logical high value.

5. VIH and VOH may experience excursions above VTT. However, input signal drivers must comply with the

signal quality specifications.

VOH

Output High Voltage

0.90*VTT

VTT

3, 5

IOL

Output Low Current

N/A

VTT_MAX/

[(0.50*RTT_MIN)+(RON_MIN)]

A-

ILI

Input Leakage

Current

N/A

± 200

µA

6. Leakage to VSS with land held at VTT.

ILO

Output Leakage

Current

N/A

± 200

µA

7. Leakage to VTT with land held at 300 mV.

RON

Buffer On Resistance

352 데이터시트(PDF) 25 Page - Intel Corporation

352 데이터시트(HTML) 25 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

데이터시트 다운로드

링크 URL