전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCA85232DA 데이터시트(PDF) 7 Page - NXP Semiconductors

부품명 PCA85232DA
상세설명  LCD driver for low multiplex rates
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCA85232DA 데이터시트(HTML) 7 Page - NXP Semiconductors

Back Button PCA85232DA Datasheet HTML 3Page - NXP Semiconductors PCA85232DA Datasheet HTML 4Page - NXP Semiconductors PCA85232DA Datasheet HTML 5Page - NXP Semiconductors PCA85232DA Datasheet HTML 6Page - NXP Semiconductors PCA85232DA Datasheet HTML 7Page - NXP Semiconductors PCA85232DA Datasheet HTML 8Page - NXP Semiconductors PCA85232DA Datasheet HTML 9Page - NXP Semiconductors PCA85232DA Datasheet HTML 10Page - NXP Semiconductors PCA85232DA Datasheet HTML 11Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 54 page
background image
PCA85232
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 1 — 8 December 2010
7 of 54
NXP Semiconductors
PCA85232
LCD driver for low multiplex rates
The host microprocessor or microcontroller maintains the 2-line I2C-bus communication
channel with the PCA85232.
Biasing voltages for the multiplexed LCD waveforms are generated internally, removing
the need for an external bias generator. The internal oscillator is selected by connecting
pin OSC to VSS. The only other connections required to complete the system are the
power supplies (VDD, VSS,and VLCD) and the LCD panel selected for the application.
7.1 Power-On Reset (POR)
At power-on the PCA85232 resets to the following starting conditions:
• All backplane and segment outputs are set to VLCD
• The selected drive mode is 1:4 multiplex with 1⁄3 bias
• Blinking is switched off
• Input and output bank selectors are reset
• The I2C-bus interface is initialized
• The data pointer and the subaddress counter are cleared (set to logic 0)
• The display is disabled
• If internal oscillator is selected (pin OSC connected to VSS), then there is no clock
signal on pin CLK
Remark: Do not transfer data on the I2C-bus for at least 1 ms after a power-on to allow
the reset action to complete.
7.2 LCD bias generator
Fractional LCD biasing voltages are obtained from an internal voltage divider consisting of
three impedances connected in series between VLCD and VSS. The center impedance is
bypassed by switch if the 1
⁄
2 bias voltage level for the 1:2 multiplex drive mode
configuration is selected.
Fig 4.
Typical system configuration
HOST
MICRO-
PROCESSOR/
MICRO-
CONTROLLER
R
≤
tr
2CB
SDA
SDAACK
SCL
OSC
160 segment drives
4 backplanes
LCD PANEL
(up to 640
elements)
PCA85232
A0
A1
SA0
VDD
VSS
VSS
VDD
VLCD
013aaa284



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com