| 전자부품 데이터시트 검색엔진 |
|
MSC8152SVT1000B 데이터시트(PDF) 40 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MSC8152SVT1000B 데이터시트(HTML) 40 Page - Freescale Semiconductor, Inc |
|
40 / 68 page ![]() MSC8152 Dual-Core Digital Signal Processor Data Sheet, Rev. 1 Electrical Characteristics Freescale Semiconductor 40 Figure 13 shows the DDR SDRAM output timing diagram. Figure 14 provides the AC test load for the DDR2 and DDR3 controller bus. 2.6.1.3 DDR2 and DDR3 SDRAM Differential Timing Specifications This section describes the DC and AC differential timing specifications for the DDR2 and DDR3 SDRAM controller interface. Figure 15 shows the differential timing specification. Note: VTR specifies the true input signal (such as MCK or MDQS) and VCP is the complementary input signal (such as MCK or MDQS). Figure 13. DDR SDRAM Output Timing Figure 14. DDR2 and DDR3 Controller Bus AC Test Load Figure 15. DDR2 and DDR3 SDRAM Differential Timing Specifications ADDR/CMD tDDKHAS, tDDKHCS tDDKHMH tDDKLDS tDDKHDS MDQ[x] MDQS[n] MCK[n] MCK[n] tMCK tDDKLDX tDDKHDX D1 D0 tDDKHAX ,tDDKHCX Write A0 NOOP tDDKHME tDDKHMP Output Z0 = 50 Ω RL = 50 Ω VDDDDR/2 VTR VCP GND GVDD VOX or VIX GVDD/2 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |