전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCIMX536AVV8B 데이터시트(PDF) 91 Page - Freescale Semiconductor, Inc

부품명 PCIMX536AVV8B
상세설명  i.MX53xA Automotive and Infotainment Applications Processors
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCIMX536AVV8B 데이터시트(HTML) 91 Page - Freescale Semiconductor, Inc

Back Button PCIMX536AVV8B Datasheet HTML 87Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 88Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 89Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 90Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 91Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 92Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 93Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 94Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 95Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 180 page
background image
Electrical Characteristics
i.MX53xA Automotive and Infotainment Applications Processors, Rev. 1
Freescale Semiconductor
91
The maximal accuracy of UP/DOWN edge of IPP_DATA is:
The DISP_CLK_PERIOD, DI_CLK_PERIOD parameters are programmed through the registers.
Figure 48 depicts the synchronous display interface timing for access level. The DISP_CLK_DOWN and
DISP_CLK_UP parameters are set through the Register. Table 58 lists the synchronous display interface
timing characteristics.
Figure 48. Synchronous Display Interface Timing Diagram—Access Level
Table 58. Synchronous Display Interface Timing Characteristics (Access Level)
ID
Parameter
Symbol
Min
Typ1
1The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display.
These conditions may be chip specific.
Max
Unit
IP16
Display interface clock
low time
Tckl
Tdicd-Tdicu–1.24
Tdicd2–Tdicu3
Tdicd–Tdicu+1.24
ns
IP17
Display interface clock
high time
Tckh
Tdicp–Tdicd+Tdicu–1.24
Tdicp–Tdicd+Tdicu
Tdicp–Tdicd+Tdicu+1.2
ns
IP18
Data setup time
Tdsu
Tdicd–1.24
Tdicu
—
ns
IP19
Data holdup time
Tdhd
Tdicp–Tdicd–1.24
Tdicp–Tdicu
—
ns
IP20o
Control signals offset
times (defines for each
pin)
Tocsu
Tocsu–1.24
Tocsu
Tocsu+1.24
ns
IP20
Control signals setup
time to display
interface clock
(defines for each pin)
Tcsu
Tdicd–1.24–Tocsu%Tdicp Tdicu
—
ns
Accuracy
T
diclk
0.62ns
±
=
IP19
IP18
IP20
VSYNC
IP17
IP16
DRDY
HSYNC
other controls
IP20o
local start point
Tdicd
Tdicu
IPP_DISP_CLK
IPP_DATA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com