전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MIC3003GFL 데이터시트(PDF) 9 Page - Micrel Semiconductor

부품명 MIC3003GFL
상세설명  FOM Management IC with Internal Calibration
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICREL [Micrel Semiconductor]
홈페이지  http://www.micrel.com
Logo MICREL - Micrel Semiconductor

MIC3003GFL 데이터시트(HTML) 9 Page - Micrel Semiconductor

Back Button MIC3003GFL Datasheet HTML 5Page - Micrel Semiconductor MIC3003GFL Datasheet HTML 6Page - Micrel Semiconductor MIC3003GFL Datasheet HTML 7Page - Micrel Semiconductor MIC3003GFL Datasheet HTML 8Page - Micrel Semiconductor MIC3003GFL Datasheet HTML 9Page - Micrel Semiconductor MIC3003GFL Datasheet HTML 10Page - Micrel Semiconductor MIC3003GFL Datasheet HTML 11Page - Micrel Semiconductor MIC3003GFL Datasheet HTML 12Page - Micrel Semiconductor MIC3003GFL Datasheet HTML 13Page - Micrel Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 74 page
background image
Micrel, Inc.
MIC3003GFL
July 2010
9
M9999-072910-A
hbwhelp@micrel.com or (408) 955-1690
Pin Number
Pin Name
Pin Function
12
SHDN/TXFIN
Digital output/Input; programmable polarity. When used as shutdown output (SHDN), OEMCFG3
bit 2 set to 0, SHDN is asserted at the detection of a fault condition if OEMCFG4 bit 7 is set to 0. If
OEMCFG4 bit 7 is set to 1, a fault condition will not assert SHDN. When programmed as TXFIN, it
is an input for external fault signals to be OR’ed with the internal fault sources to drive TXFAULT.
13
VILD+
Analog Input. Multiplexed A/D input for monitoring laser bias current via a sense resistor (signal
input); accommodates inputs referenced to VDD or GND (see pin 14 description).
14
VILD–
Analog Input. Reference terminal for the multiplexed pseudo-differential A/D converter inputs for
monitoring laser bias current via a sense resistor (VILD+ is the sensing input). Tie to VDD or GND
to reference the voltage sensed on VILD+ to VDD or GND, respectively.
15
VDDA
Power supply input for analog functions.
16
GNDA
Ground return for analog functions.
17
VMPD
Analog Input. Multiplexed A/D converter input for monitoring transmitted optical power via a
monitor photodiode. In most applications, VMPD will be connected directly to FB. The input range
is 0 - VREF or 0 - VREF/4 depending upon the setting of the APC configuration bits
18
FB
Analog Input. Feedback voltage for the APC loop op-amp. Polarity and scale are programmable
via the APC configuration bits I OEMCFG1. Connect to VBIAS if APC is not used.
19
VMOD
Analog Output. Buffered DAC output to set the modulation current on the laser driver IC. Operates
with either a 0– VREF or a (VDD–VREF) – VDD output swing so as to generate either a ground-
referenced or a VDD referenced programmed voltage. A simple external circuit can be used to
generate a programmable current for those drivers that require a current rather than a voltage
input.
20
VMOD–
Analog input. This pin is the inverting terminal of the VMOD buffer op-amp. Connect to VMOD
(gain = 1) or a feedback resistor network to set a different gain value.
21
VBIAS
Analog output. Buffered DAC output capable of sourcing or sinking up to 10mA under control of
the APC function to drive an external transistor or the APCSET pin of a laser diode driver for laser
diode DC bias. The output and feedback polarity are programmable to accommodate either an
NPN or a PNP transistor to drive a common-anode or common-cathode laser diode.
22
COMP
Analog output. Compensation terminal for the APC loop. Connect a capacitor between this pin and
GNDA or VDDA with the appropriate value to tune the APC loop time constant to a desirable value.
23
RRSOUT/
GPO
Digital Output. Open-Drain or push-pull.
If OEMCFG3 bit 4 is set to 0, RRSOUT is selected. It represents the receiver rate select as per
SFF. This output is controlled by the SRS0 bit OR’ed with RS0 input and is open drain only.
If OEMCFG3 bit 4 is set to 1, GPO is selected. General-purpose, non-volatile output, it is
controlled by the GPO configuration bits in OEMCFG3.
24
RXLOS/
TRSOUT
Digital output. This programmable polarity, open-drain outputs has two purposes:
If OEMCFG6 bit 2 = 0, indicates the loss of the received signal as indicated by a level of received
optical power below the programmed RXLOS comparator threshold; may be wire-OR’ed with
external signals. Normal operation is indicated by a low level when OEMCFG6 bit 3 is set to 0 and
a high level when OEMCFG6 bit 3 is set to 1. RXLOS is de-asserted when VRX > LOSFLTn. The
LOS bit reflects the state of RXLOS whether driven by the MIC3003 or an external circuit.
If OEMCFG6 bit 2 = 1, TRSOUT is selected. This signal represents the transmitter rate select as
per the SFF specification. This output is controlled by the SRS1 bit OR’ed with the RS1 input.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com