IMX53CEC datasheet(39/204 Pages) FREESCALE

39 / 204 page

Electrical Characteristics

i.MX53xD Applications Processors for Consumer Products, Rev. 2

Freescale Semiconductor

4.4.3

UHVIO Output Buffer Impedance

Table 20 shows the UHVIO output buffer impedance.

4.4.4

LVDS I/O Output Buffer Impedance

The LVDS interface complies with TIA/EIA 644-A standard. See, TIA/EIA STANDARD 644-A,

“Electrical Characteristics of Low Voltage Differential Signaling (LVDS) Interface Circuits” for details.

4.5

I/O AC Parameters

This section includes the AC parameters of the following I/O types:

•

General Purpose I/O (GPIO)

•

Double Data Rate 3 I/O (DDR3) for DDR2/LVDDR2, LPDDR2 and DDR3 modes

•

Low Voltage I/O (LVIO)

•

Ultra High Voltage I/O (UHVIO)

•LVDS I/O

The load circuit and output transition time waveforms are shown in Figure 5 and Figure 6.

Figure 5. Load Circuit for Output

Figure 6. Output Transition Time Waveform

Table 20. UHVIO Output Buffer Impedance

Parameter

Symbol

Test Conditions

Min

Typ

Max

Unit

OVDD

1.95 V

OVDD

3.0 V

OVDD

1.875 V

OVDD

3.3 V

OVDD

1.65 V

OVDD

3.6 V

Output Driver

Impedance

Rpu

Low Drive Strength, Ztl = 150

Medium Drive Strength, Ztl = 75

High Drive Strength, Ztl = 50

114

124

135

198

206

103

Output Driver

Impedance

Rpd

Low Drive Strength, Ztl = 150

Medium Drive Strength, Ztl = 75

High Drive Strength, Ztl = 50

118

126

154

179

217

109

Test Point

From Output

Under Test

CL includes package, probe and fixture capacitance

OVDD

20%

80%

20%

Output (at pad)

IMX53CEC 데이터시트(PDF) 39 Page - Freescale Semiconductor, Inc

IMX53CEC 데이터시트(HTML) 39 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL