 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MPC5673K 데이터시트(PDF) 108 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5673K 데이터시트(HTML) 108 Page - Freescale Semiconductor, Inc |
|
|
108 / 140 page  MPC5675K Microcontroller Data Sheet, Rev. 4 Preliminary—Subject to Change Without Notice Electrical characteristics Freescale Semiconductor 108 Figure 27. External VREG mode, RESET_SUP rises after VDD_HV_xxx are stable Figure 28. External VREG mode, RESET_SUP rises with VDD_HV_xxx NOTE In case RESET_SUP has reached a valid high level before VDD_HV_IO is stable, the reset sequence will start as documented in Figure 28 as the RESET_SUP input circuitry needs a valid VDD_HV_IO rail in order to detect a high level on RESET_SUP. VDD_HV_PMU V t 0.8 × VDD_HV_IO RESET_SUP V t TReset, min starts here TReset, max starts here VDD_HV_IO VDD_HV_FLASH VDD_HV_ADV 0.2 × VDD_HV_IO VDD_HV_PMU V t LvdReg + 3.5% RESET_SUP V t TReset, min starts here TReset, max starts here VDD_HV_IO VDD_HV_FLASH VDD_HV_ADV LvdReg – 3.5% |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
