| 전자부품 데이터시트 검색엔진 |
|
R5F10RF8AFP 데이터시트(PDF) 34 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F10RF8AFP 데이터시트(HTML) 34 Page - Renesas Technology Corp |
|
34 / 76 page ![]() RL78/L12 2. ELECTRICAL SPECIFICATIONS (TARGET) Page 34 of 73 R01DS0157EJ0001 Rev.0.01 2012.02.20 Under development Preliminary document Specifications in this document are tentative and subject to change. Caution The pins mounted depend on the product. Refer to 1.3.1 32-pin products to 1.3.5 64-pin products. 2.4 AC Characteristics 2.4.1 Basic operation (TA = −40 to +85°C, 1.6 V ≤ EVDD = VDD ≤ 5.5 V, VSS = EVSS = 0 V) Items Symbol Conditions MIN. TYP. MAX. Unit 2.7 V ≤ VDD ≤ 5.5 V 0.04167 1 μs High-speed main mode 2.4 V ≤ VDD < 2.7 V 0.0625 1 μs Low voltage main mode 1.6 V ≤ VDD ≤ 5.5 V 0.25 1 μs Main system clock (fMAIN) operation Low-speed main mode 1.8 V ≤ VDD ≤ 5.5 V 0.125 1 μs Subsystem clock (fSUB) operation 1.8 V ≤ VDD ≤ 5.5 V 28.5 30.5 31.3 μs 2.7 V ≤ VDD ≤ 5.5 V 0.04167 1 μs High-speed main mode 2.4 V ≤ VDD < 2.7 V 0.0625 1 μs Low voltage main mode 1.8 V ≤ VDD ≤ 5.5 V 0.25 1 μs Instruction cycle (minimum instruction execution time) TCY In the self programming mode Low-speed main mode 1.8 V ≤ VDD ≤ 5.5 V 0.125 1 μs 2.7 V ≤ VDD ≤ 5.5 V 1.0 20.0 MHz 1.8 V ≤ VDD < 2.7 V 1.0 8.0 MHz fEX 1.6 V ≤ VDD < 1.8 V 1.0 4.0 MHz External main system clock frequency fEXS 32 35 kHz 2.7 V ≤ VDD ≤ 5.5 V 24 ns 1.8 V ≤ VDD < 2.7 V 60 ns tEXH, tEXL 1.6 V ≤ VDD < 1.8 V 120 ns External main system clock input high-level width, low-level width tEXHS, tEXLS 13.7 μs TI00 to TI07 input high-level width, low-level width tTIH, tTIL 1/fMCK+10 ns Note 4.0 V ≤ EVDD ≤ 5.5 V 12 MHz 2.7 V ≤ EVDD < 4.0 V 8 MHz 1.8 V ≤ EVDD < 2.7 V 4 MHz High-speed main mode 1.6 V ≤ EVDD < 1.8 V 2 MHz Low voltage main mode 1.6 V ≤ EVDD ≤ 5.5 V 2 MHz 1.8 V ≤ EVDD ≤ 5.5 V 4 MHz TO00 to TO07 output frequency fTO Low-speed main mode 1.6 V ≤ EVDD < 1.8 V 2 MHz 4.0 V ≤ EVDD ≤ 5.5 V 16 MHz 2.7 V ≤ EVDD < 4.0 V 8 MHz 1.8 V ≤ EVDD < 2.7 V 4 MHz High-speed main mode 1.6 V ≤ EVDD < 1.8 V 2 MHz 1.8 V ≤ EVDD ≤ 5.5 V 4 MHz Low voltage main mode 1.6 V ≤ EVDD < 1.8 V 2 MHz 1.8 V ≤ EVDD ≤ 5.5 V 4 MHz PCLBUZ0, PCLBUZ1 output frequency fPCL Low-speed main mode 1.6 V ≤ EVDD < 1.8 V 2 MHz INTP0 1.6 V ≤ VDD ≤ 5.5 V 1 μs Interrupt input high-level width, low-level width tINTH, tINTL INTP1 to INTP7 1.6 V ≤ EVDD ≤ 5.5 V 1 μs 1.8 V ≤ EVDD ≤ 5.5 V 250 ns Key interrupt input low-level width tKR KR0 to KR3 1.6 V ≤ EVDD < 1.8 V 1 μs RESET low-level width tRSL 10 μs (Note and Remark are listed on the next page.) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |