MIC3000_07 datasheet(31/68 Pages) MICREL

31 / 68 page

October 2004

M9999-101204

MIC3000

Micrel

Serial Port Operation

The MIC3000 uses standard Write_Byte, Read_Byte, and

Read_Word operations for communication with its host. It

also supports Page_Write and Sequential_Read transac-

tions. The Write_Byte operation involves sending the device’s

slave address (with the R/W bit low to signal a write opera-

tion), followed by the address of the register to be operated

upon and the data byte. The Read_Byte operation is a

composite write and read operation: the host first sends the

device’s slave address followed by the register address, as in

a write operation. A new start bit must then be sent to the

MIC3000, followed by a repeat of the slave address with the

R/W bit (LSB) set to the high (read) state. The data to be read

from the part may then be clocked out. A Read_Word is

similar, but two successive data bytes are clocked out rather

than one. These protocols are shown in Figure 21 to 24.

The MIC3000 will respond to up to four sequential slave

addresses depending upon whether it is in OEM or User

mode. A match between one of the MIC3000’s addresses

and the address specified in the serial bit stream must be

made to initiate communication. The MIC3000 responds to

slave addresses A0h and A2h in User Mode; it also responds

to A4h and A6h in OEM Mode (assuming I2CADR = Axh).

Page Writes

To increase the speed of multi-byte writes, the MIC3000

allows up to four consecutive bytes (one page) to be written

before the internal write cycle begins. The entire non-volatile

memory array is organized into four-byte pages. Each page

begins on a register address boundary where the last two bits

of the address are 00b. Thus the page is composed of any four

consecutive bytes having the addresses xxxxxx00b,

xxxxxx01b, xxxxxx10b, and xxxxxx11b.

The page write sequence begins just like a Write_Byte

operation with the host sending the slave address, R/W bit

low, register address, etc. After the first byte is sent the host

should receive an acknowledge. Up to three more bytes can

be sent in sequence. The MIC3000 will acknowledge each

one and increment its internal address register in anticipation

of the next byte. After the last byte is sent, the host issues a

STOP. The MIC3000’s internal write process then begins. If

more than four bytes are sent, the MIC3000’s internal ad-

dress counter wraps around to the beginning of the four-byte

page.

To accelerate calibration and testing, NVRAM write cycles

can be disabled completely by setting the WRINH bit in

OEMCAL0. Writes to registers that do not have NVRAM

backup will not incur write-cycle delays when writes are

inhibited. Write operations on registers that exist only in

NVRAM will still incur write cycle delays.

S 1010

000

0 AXXXXXXXXA

D3 D2 D1 D0

/A P

MIC3000 Slave Address

DATA

CLK

Data Byte to MIC3000

START

STOP

R/W = WRITE

ACKNOWLEDGE

NOT ACKNOWLEDGE

Master to slave transfer,

i.e., DATA driven by master.

Slave to master transfer,

i.e., DATA driven by slave.

Figure 21. Write Byte Protocol

S 1010000

X X A0

0 A 0

0 XXXXXXAS 1

XXXX

A X

/A P

MIC3000 Slave Address

DATA

CLK

MIC3000 Slave Address

Data Read From MIC3000

START

STOP

R/W = WRITE

R/W = READ

ACKNOWLEDGE

NOT ACKNOWLEDGE

Master to slave transfer,

i.e., DATA driven by master.

Slave to master transfer,

i.e., DATA driven by slave.

Figure 22. Read Byte Protocol

S 1010

000

0 A 000000 X X A

MIC3000 Slave Address

DATA

CLK

START

R/W = WRITE

ACKNOWLEDGE

S 1010

000

D2 D1 D0

/A P

D6 D5 D4 D3 D2 D1 D0

MIC3000 Slave Address

High-Order Byte

from MIC3000

Low-Order Byte

from MIC3000

START

STOP

R/W = READ

ACKNOWLEDGE

NOT ACKNOWLEDGE

Master-to-slave tranfer,

i.e., DATA driven by master.

Slave-to-master transfer,

i.e.,DATA driven by slave.

Figure 23. Read_Word Protocol

MIC3000 데이터시트(PDF) 31 Page - Micrel Semiconductor

MIC3000 데이터시트(HTML) 31 Page - Micrel Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

데이터시트 다운로드

링크 URL