전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADP1053ACPZ-R7 데이터시트(PDF) 71 Page - Analog Devices

부품명 ADP1053ACPZ-R7
상세설명  3-Channel Digital
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADP1053ACPZ-R7 데이터시트(HTML) 71 Page - Analog Devices

Back Button ADP1053ACPZ-R7 Datasheet HTML 67Page - Analog Devices ADP1053ACPZ-R7 Datasheet HTML 68Page - Analog Devices ADP1053ACPZ-R7 Datasheet HTML 69Page - Analog Devices ADP1053ACPZ-R7 Datasheet HTML 70Page - Analog Devices ADP1053ACPZ-R7 Datasheet HTML 71Page - Analog Devices ADP1053ACPZ-R7 Datasheet HTML 72Page - Analog Devices ADP1053ACPZ-R7 Datasheet HTML 73Page - Analog Devices ADP1053ACPZ-R7 Datasheet HTML 74Page - Analog Devices ADP1053ACPZ-R7 Datasheet HTML 75Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 84 page
background image
Data Sheet
ADP1053
Rev. A | Page 71 of 84
Bits
Bit Name
R/W
Description
These bits specify the number of consecutive switching cycles with OCP triggered that must
occur before the CS_OCP flag is set.
Bit 3
Bit 2
Fast OCP Flag Timeout
0
0
1 switching cycle
0
1
8 switching cycles
1
0
64 switching cycles
[3:2]
CS_OCP flag timeout
R/W
1
1
512 switching cycles
These bits set the CS_OCP flag debounce time. The debounce time is the minimum time that
the CS signal must be continuously above the CS OCP threshold before the flag triggers an
action. This action is programmed in Register 0xFE04, Bits[3:0].
Bit 1
Bit 0
Flag Debounce Time
0
0
0 ns
0
1
40 ns
1
0
80 ns
[1:0]
CS_OCP flag
debounce time
R/W
1
1
120 ns
Table 106. Register 0xFE70 and Register 0xFE71—CS1_A OCP and CS1_B OCP Settings
Bits
Bit Name
R/W
Description
7
CS1_A/CS1_B OCP
ignored
R/W
Setting this bit causes the CS1_A/CS1_B OCP comparator output to be ignored. The flag is
always cleared.
These bits specify the blanking time. During this time, the CS1_A OCP/CS1_B OCP comparator
output is ignored. The blanking time is measured from the rising edge of OUT1, OUT2, OUT5, or
OUT6 (programmed in Register 0xFE6B and Register 0xFE6C).
Bit 6
Bit 5
Bit 4
Leading Edge Blanking Time
0
0
0
0 ns
0
0
1
40 ns
0
1
0
80 ns
0
1
1
120 ns
1
0
0
200 ns
1
0
1
400 ns
1
1
0
600 ns
[6:4]
Leading edge
blanking
R/W
1
1
1
800 ns
These bits specify the number of consecutive switching cycles with OCP triggered that must
occur before the CS1_A_OCP/CS1_B_OCP flag is set.
Bit 3
Bit 2
Fast OCP Flag Timeout
0
0
1 switching cycle
0
1
8 switching cycles
1
0
64 switching cycles
[3:2]
CS1_A_OCP/CS1_B_
OCP flag timeout
R/W
1
1
512 switching cycles
These bits set the CS1_A_OCP/CS1_B_OCP flag debounce time. The debounce time is the
minimum time that the CS1_A/CS1_B signal must be continuously above the threshold before
the flag triggers an action. This action is programmed in Register 0xFE00.
Bit 1
Bit 0
Flag Debounce Time
0
0
0 ns
0
1
40 ns
1
0
80 ns
[1:0]
CS1_A_OCP/CS1_B_
OCP flag debounce
time
R/W
1
1
120 ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com