| 전자부품 데이터시트 검색엔진 |
|
MPC5744P 데이터시트(PDF) 78 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5744P 데이터시트(HTML) 78 Page - Freescale Semiconductor, Inc |
|
78 / 114 page ![]() MPC5744P Data Sheet, Rev. 0.3 Preliminary—Subject to Change Without Notice Electrical characteristics Freescale Semiconductor 78 3.12 FMPLL electrical characteristics Figure 7. PLL integration Table 26. PLL0 electrical characteristics Symbol Parameter Conditions1 NOTES: 1 V DD_LV =1.25 V ± 5%, TJ = -40 / 165 oC unless otherwise specified. Value Unit Min Typ Max fPLL0IN SR — PLL0 input clock2 2 PLL0IN clock retrieved directly from either internal RCOSC or external XOSC clock. Input characteristics are granted when using internal RCOSC or external oscillator is used in functional mode. —14 — 44 MHz ΔPLL0IN SR — PLL0 input clock duty cycle2 —40 — 60 % fPLL0VCO CC D PLL0 VCO frequency — 600 — 1250 MHz fPLL0PHI0 CC D PLL0 output clock PHI0 — 4.76 — 625 MHz fPLL0PHI1 CC D PLL0 output clock PHI1 — 20 — 156 MHz tPLL0LOCK CC P PLL0 lock time — — — 100 µs |ΔPLL0LTJ| CC T PLL0 long term jitter fPLL0IN = 8 MHz (reso- nator) , fPLL0PHI0 = 40 MHz, 1µs —— 0.1 % fPLL0PHI0 = 40 MHz, 13 µs —— TBD % IPLL0 CC C PLL0 consumption FINE LOCK state — — 5 mA PLL0 PLL1 RCOSC XOSC PLL0_PHI1 PLL0_PHI0 PLL1_PHI0 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |