TNETX15VE datasheet(96/113 Pages) TI1

96 / 113 page

TNETX15VE

VLAN-ENGINE ADDRESS-LOOKUP DEVICE

SPWS028B – APRIL 1997 – REVISED SEPTEMBER 1997

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

timing requirements (see Note 8 and Figure 21)

DRAM interface

NO.

MIN

MAX

UNIT

tsu(DD)

Setup time, DD35–DD0 valid before OSCIN

↑

tsu(DWE)

Setup time, from DWE

↓ to OSCIN↑

tsu(DRAS)

Setup time, from DRAS

↓ to OSCIN↑

tsu(DCAS)

Setup time, from DCAS

↓ to OSCIN↑

th(DD)

Hold time, DD35–DD0 valid after OSCIN

↑

th(DWE)

Hold time, DWE low after OSCIN

↑

th(DRAS)

Hold time, DRAS low after OSCIN

↑

th(DCAS)

Hold time, DCAS low after OSCIN

↑

NOTE 8: The TNETX15VE monitors the DRAM interface to extract frame information. The TNETX15VE extracts information on only the write

cycles. The TNETX15VE does not output any signals to the DRAM interface. The only parameters that apply to the TNETX15VE on

this interface are delay times, with respect to OSCIN, that translate into the TNETX15VE setup times. The TNETX15VE implements

internal delay elements to ensure its setup requirements.

OSCIN

(input)

Data

DWE

(input)

DRAS

(input)

DCAS

(input)

DD35–DD0

(input)

TNETX15VE Latches Here

Figure 21. DRAM Interface Timing

TNETX15VE 데이터시트(PDF) 96 Page - Texas Instruments

TNETX15VE 데이터시트(HTML) 96 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL