TNETX15VE datasheet(99/113 Pages) TI1

99 / 113 page

TNETX15VE

VLAN-ENGINE ADDRESS-LOOKUP DEVICE

SPWS028B – APRIL 1997 – REVISED SEPTEMBER 1997

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

When the host is driving the EEPROM interface through the SIO register (0x0A0), the output terminals are

copies of register bits synchronized by OSCIN rising, and the input register bits are copies of the device

terminals synchronized by OSCIN rising. This adds a maximum of 20 ns of delay in each direction, which is

negligible in terms of the maximum signal change rate allowed for the EEPROMs (approximately 100 kHz), or

the MDIO (MII management). The timing for these interfaces is set at the rate that register bits are set in

software. For detailed descriptions of the EEPROM requirements, the reader is referred to the data sheet for

the part in question. For detailed descriptions of the MII management interface, the reader is referred to the IEEE

Std 802.3 specification.

When the TNETX15VE is driving the EEPROM during the automatic register load cycle, the timing on the

EEPROM is shown in Figure 24.

operating characteristics over recommended operating conditions (see Note 12 and Figure 24)

EEPROM interface timing

NO.

PARAMETER

MIN

MAX

UNIT

fclock

Clock frequency, ECLK

kHz

td(EDIO)1

Delay time, from ECLK

↑ to EDIO↓

µs

td(ECLK)1

Delay time, from EDIO

↓ to ECLK↓

µs

td(EDIO)2

Delay time, from ECLK

↓ to EDIO invalid

µs

td(ECLK)2

Delay time, from EDIO valid to ECLK

↑

td(EDIO)3

Delay time, from ECLK

↓ to EDIO valid

µs

td(EDIO)4

Delay time, from ECLK

↓ to EDIO invalid

µs

td(EDIO)5

Delay time, from ECLK

↑ to EDIO↑

µs

NOTE 12: The following timing refers to the waveforms that the TNETX15VE logic operation outputs while in operation. The EEPROM interface

also can be accessed through the SIO register. When accessing the EEPROM through SIO, it is the user’s responsibility to ensure

proper timing. Proper timing is ensured through software by toggling the appropriate SIO bits at the appropriate time.

ECLK

(output)

EDIO

(output)

EDIO

(input)

Valid

Figure 24. EEPROM Interface Timing

TNETX15VE 데이터시트(PDF) 99 Page - Texas Instruments

TNETX15VE 데이터시트(HTML) 99 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL