 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
SPC56EC74L7 데이터시트(PDF) 94 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC56EC74L7 데이터시트(HTML) 94 Page - STMicroelectronics |
|
|
94 / 118 page  Electrical Characteristics SPC564Bxx - SPC56ECxx 94/118 Doc ID 17478 Rev 4 4.18.4 MII Serial Management Channel Timing (MDIO and MDC) The FEC functions correctly with a maximum MDC frequency of 2.5 MHz. Figure 24. MII serial management channel timing diagram Table 48. MII serial management channel timing(1) Spec Characteristic Min Max Unit M10 MDC falling edge to MDIO output invalid (minimum propagation delay) 0— ns M11 MDC falling edge to MDIO output valid (max prop delay) —25 ns M12 MDIO (input) to MDC rising edge setup 28 — ns M13 MDIO (input) to MDC rising edge hold 0— ns M14 MDC pulse width high 40% 60% MDC period M15 MDC pulse width low 40% 60% MDC period 1. Output pads configured with SRE = 0b11. M11 MDC (output) MDIO (output) M12 M13 MDIO (input) M10 M14 M15 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
