 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
SPC564L54L5 데이터시트(PDF) 107 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC564L54L5 데이터시트(HTML) 107 Page - STMicroelectronics |
|
|
107 / 160 page  SPC56XL60/54 Electrical characteristics Doc ID 15457 Rev 8 107/160 Figure 5. BCP68 board schematic example Note: The combined ESR of the capacitors used on 1.2 V pins (V1V2 in the picture) shall be in the range of 1 m Ω to 100 mΩ. The minimum value of the ESR is constrained by the resonance caused by the external components, bonding inductance, and internal decoupling. The minimum ESR is required to avoid the resonance and make the regulator stable. 3.9 DC electrical characteristics Table 20 gives the DC electrical characteristics at 3.3 V (3.0 V < VDD_HV_IOx <3.6 V). BCRTL Cext Cint Rb Lb Rs V1V2 ring on board VDD V1V2 pin ESR Cv1v2 SPC56XL60/54 BCP68 Table 20. DC electrical characteristics(1) Symbol Parameter Conditions Min Typ Max Unit VIL D Minimum low level input voltage — –0.1(2) —— V VIL P Maximum level input voltage — — — 0.35 VDD_HV_IOx V VIH P Minimum high level input voltage — 0.65 VDD_HV_IOx —— V VIH D Maximum high level input voltage — — — VDD_HV_IOx +0.1 (2) V VHYS T Schmitt trigger hysteresis — 0.1 VDD_HV_IOx —— V VOL_S P Slow, low level output voltage IOL =1.5 mA — — 0.5 V |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
