SPC564L54L5 datasheet(13/160 Pages) STMICROELECTRONICS

13 / 160 page

SPC56XL60/54

Introduction

Doc ID 15457 Rev 8

13/160

●

Extensive system development and tracing support via Nexus debug port

1.5.2

Crossbar switch (XBAR)

The XBAR multi-port crossbar switch supports simultaneous connections between four

master ports and three slave ports. The crossbar supports a 32-bit address bus width and a

64-bit data bus width.

The crossbar allows four concurrent transactions to occur from any master port to any slave

port, although one of those transfers must be an instruction fetch from internal flash

memory. If a slave port is simultaneously requested by more than one master port,

arbitration logic selects the higher priority master and grants it ownership of the slave port.

All other masters requesting that slave port are stalled until the higher priority master

completes its transactions.

The crossbar provides the following features:

●

4 masters and 3 slaves supported per each replicated crossbar

–

Masters allocation for each crossbar: e200z4d core with two independent bus

interface units (BIU) for I and D access (2 masters), one eDMA, one FlexRay

–

Slaves allocation for each crossbar: a redundant flash-memory controller with 2

slave ports to guarantee maximum flexibility to handle Instruction and Data array,

one redundant SRAM controller with 1 slave port each and 1 redundant peripheral

bus bridge

●

32-bit address bus and 64-bit data bus

●

Programmable arbitration priority

–

Requesting masters can be treated with equal priority and are granted access to a

slave port in round-robin method, based upon the ID of the last master to be

granted access or a priority order can be assigned by software at application run

time

●

Temporary dynamic priority elevation of masters

The XBAR is replicated for each processing channel.

1.5.3

Memory Protection Unit (MPU)

The Memory Protection Unit splits the physical memory into 16 different regions. Each

master (eDMA, FlexRay, CPU) can be assigned different access rights to each region.

●

16-region MPU with concurrent checks against each master access

●

32-byte granularity for protected address region

The memory protection unit is replicated for each processing channel.

1.5.4

Enhanced Direct Memory Access (eDMA)

The enhanced direct memory access (eDMA) controller is a second-generation module

capable of performing complex data movements via 16 programmable channels, with

minimal intervention from the host processor. The hardware microarchitecture includes a

DMA engine which performs source and destination address calculations, and the actual

data movement operations, along with an SRAM-based memory containing the transfer

control descriptors (TCD) for the channels. This implementation is used to minimize the

overall block size.

SPC564L54L5 데이터시트(PDF) 13 Page - STMicroelectronics

SPC564L54L5 데이터시트(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL