전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

SPC564L54L5 데이터시트(PDF) 124 Page - STMicroelectronics

부품명 SPC564L54L5
상세설명  32-bit Power Architecture® microcontroller for automotive SIL3/ASILD chassis and safety applications
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC564L54L5 데이터시트(HTML) 124 Page - STMicroelectronics

Back Button SPC564L54L5 Datasheet HTML 120Page - STMicroelectronics SPC564L54L5 Datasheet HTML 121Page - STMicroelectronics SPC564L54L5 Datasheet HTML 122Page - STMicroelectronics SPC564L54L5 Datasheet HTML 123Page - STMicroelectronics SPC564L54L5 Datasheet HTML 124Page - STMicroelectronics SPC564L54L5 Datasheet HTML 125Page - STMicroelectronics SPC564L54L5 Datasheet HTML 126Page - STMicroelectronics SPC564L54L5 Datasheet HTML 127Page - STMicroelectronics SPC564L54L5 Datasheet HTML 128Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 160 page
background image
Electrical characteristics
SPC56XL60/54
124/160
Doc ID 15457 Rev 8
Figure 12. Pad output delay
3.19
Reset sequence
This section shows the duration for different reset sequences. It describes the different reset
sequences and it specifies the start conditions and the end indication for the reset
sequences.
3.19.1
Reset sequence duration
Table 32 specifies the minimum and the maximum reset sequence duration for the five
different reset sequences described in Section 3.19.2, Reset sequence description.
VDDE/2
VOH
VOL
Rising
Edge
Output
Delay
Falling
Edge
Output
Delay
Pad
Data Input
Pad
Output
Table 32.
RESET sequences
No.
Symbol
Parameter
Conditions
TReset
Unit
Min
Typ
Max(1)
1TDRB
CC
Destructive Reset Sequence, BIST
enabled
40
47
51
ms
2TDR
CC
Destructive Reset Sequence, BIST
disabled
—
500
4200
5000
µs
3TERLB
CC
External Reset Sequence Long, BIST
enabled
41
45
49
ms
4TFRL
CC
Functional Reset Sequence Long
—
35
150
400
µs
5TFRS
CC
Functional Reset Sequence Short
—
1
4
10
µs
1.
The maximum value is applicable only if the reset sequence duration is not prolonged by an extended assertion of RESET
by an external reset generator.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com