S29GL01GS datasheet(78/104 Pages) SPANSION

78 / 104 page

GL-S MirrorBit® Family

S29GL_128S_01GS_00_06 March 16, 2012

Da ta

Sh e e t

10.3

Power-On Reset (POR) and Warm Reset

Normal precautions must be taken for supply decoupling to stabilize the VCC and VIO power supplies. Each

device in a system should have the VCC and VIO power supplies decoupled by a suitable capacitor close to

the package connections (this capacitor is generally on the order of 0.1 µF).

Notes:

1. Not 100% tested.

2. Timing measured from VCC reaching VCC minimum and VIO reaching VIO minimum to VIH on Reset and VIL on CE#.

3. RESET# Low is optional during POR. If RESET is asserted during POR, the later of tRPH, tVIOS, or tVCS will determine when CE# may go

Low. If RESET# remains Low after tVIOS, or tVCS is satisfied, tRPH is measured from the end of tVIOS, or tVCS. RESET must also be High

tRH before CE# goes Low.

4. VCC ≥ VIO - 200 mV during power-up.

5. VCC and VIO ramp rate can be non-linear.

6. Sum of tRP and tRH must be equal to or greater than tRPH.

10.3.1

Power-On (Cold) Reset (POR)

During the rise of power supplies the VIO supply voltage must remain less than or equal to the VCC supply

voltage. VIH also must remain less than or equal to the VIO supply.

The Cold Reset Embedded Algorithm requires a relatively long, hundreds of µs, period (tVCS) to load all of the

EAC algorithms and default state from non-volatile memory. During the Cold Reset period all control signals

including CE# and RESET# are ignored. If CE# is Low during tVCS the device may draw higher than normal

POR current during tVCS but the level of CE# will not affect the Cold Reset EA. CE# or OE# must transition

from High to Low after tVCS for a valid read or write operation. RESET# may be High or Low during tVCS. If

RESET# is Low during tVCS it may remain Low at the end of tVCS to hold the device in the Hardware Reset

state. If RESET# is High at the end of tVCS the device will go to the Standby state.

When power is first applied, with supply voltage below VRST then rising to reach operating range minimum,

internal device configuration and warm reset activities are initiated. CE# is ignored for the duration of the POR

operation (tVCS or tVIOS). RESET# Low during this POR period is optional. If RESET# is driven Low during

POR it must satisfy the Hardware Reset parameters tRP and tRPH. In which case the Reset operations will be

completed at the later of tVCS or tVIOS or tRPH.

During Cold Reset the device will draw ICC7 current.

Figure 10.3 Power-Up Diagram

Table 10.2 Power ON and Reset Parameters

Parameter

Description

Limit

Value

Unit

tVCS

VCC Setup Time to first access (Notes 1, 2)Min

300

µs

tVIOS

VIO Setup Time to first access (Notes 1, 2)Min

300

µs

tRPH

RESET# Low to CE# Low

Min

µs

tRP

RESET# Pulse Width

Min

200

tRH

Time between RESET# (High) and CE# (low)

Min

tCEH

CE# Pulse Width High

Min

VCC

VIO

RESET#

CE#

tRH

tVIOS

tVCS

tCEH

S29GL01GS 데이터시트(PDF) 78 Page - SPANSION

S29GL01GS 데이터시트(HTML) 78 Page - SPANSION

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL