| 전자부품 데이터시트 검색엔진 |
|
CXP-85232A 데이터시트(PDF) 12 Page - Sony Corporation |
|
|
|||||||||||||||||||||||||||||
CXP-85232A 데이터시트(HTML) 12 Page - Sony Corporation |
|
12 / 20 page ![]() – 12 – CXP85112B/85116B, CXP85220A/85224A/85228A/85232A AC Characteristics (1) Clock timing ∗1 tsys indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (address: 00FEH). tsys [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11") System clock frequency System clock input pulse width System clock input rise time, fall time Event clock input clock pulse width Event count input clock rise time, fall time fC tXL, tXH tCR, tCF tEH, tEL tER, tEF XTAL EXTAL EXTAL EXTAL EC EC MHz ns ns ns ms Item Symbol Pins Conditions Min. Max. Unit Fig. 1, Fig. 2 Fig. 1, Fig. 2 External clock drive Fig. 1, Fig. 2 External clock drive Fig. 3 Fig. 3 4.5 200 20 3.5 100 tsys + 50∗1 (Ta = –20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference) Fig. 1. Clock timing EXTAL tXH tXL tCF tCR 0.4V VDD – 0.4V 1/fc Fig. 2. Clock applying condition Crystal oscillation Ceramic oscillation EXTAL XTAL External clock EXTAL XTAL OPEN C1 C2 Fig. 3. Event count clock timing EC tEH tEL tEF tER 0.2VDD 0.8VDD |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |