| 전자부품 데이터시트 검색엔진 |
|
CXP-85232A 데이터시트(PDF) 16 Page - Sony Corporation |
|
|
|||||||||||||||||||||||||||||
CXP-85232A 데이터시트(HTML) 16 Page - Sony Corporation |
|
16 / 20 page ![]() – 16 – CXP85112B/85116B, CXP85220A/85224A/85228A/85232A (6) I2C bus timing (Ta = –20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference) Item SCL clock frequency Bus free time prior to transfer start Transfer start hold time Clock Low level width Clock High level width Setup time during repetitive transfer Data hold time Data setup time SDA, SCL rise time SDA, SCL fall time Transfer end setup time fSLC tBUF tHD; STA tLOW tHIGH tSU; STA tHD; DAT tSU; DAT tR tF tSU; STO SCL SDA, SCL SDA, SCL SCL SCL SDA, SCL SDA, SCL SDA, SCL SDA, SCL SDA, SCL SDA, SCL 0 4.7 4.0 4.7 4.0 4.7 0∗1 250 4.7 100 1 300 kHz µs µs µs µs µs µs ns µs ns µs Symbol Pins Conditions Min. Max. Unit ∗1 The data hold time does not take into consideration SCL rise time (300ns max.). Ensure that the data hold time exceeds 300ns. Fig. 9. I2C bus transfer timing P St tSU; STO tSU; STA tHD; STA tSU; DAT tHIGH tHD; DAT tF tR tLOW tHD; STA S P tBUF SDA SCL Fig. 10. Recommended circuit example for I2C device I2C device I2C device RS RS RS RS RP RP SDA0 (or SDA1) SCL0 (or SCL1) • Pull-up resistors (RP) must be connected to SDA0 (or SDA1) and SCL0 (or SCL1). • Serial resistance (Rs = 300 Ω and under) of SDA0 (or SDA1) and SCL0 (or SCL1) reduces spike noise caused by CRT flashover. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |