전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8980CGEFL/V 데이터시트(PDF) 95 Page - Wolfson Microelectronics plc

부품명 WM8980CGEFL/V
상세설명  Stereo CODEC with Speaker Driver and Video Buffer
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8980CGEFL/V 데이터시트(HTML) 95 Page - Wolfson Microelectronics plc

Back Button WM8980CGEFL/V Datasheet HTML 91Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 92Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 93Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 94Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 95Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 96Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 97Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 98Page - Wolfson Microelectronics plc WM8980CGEFL/V Datasheet HTML 99Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 123 page
background image
Pre-Production
WM8980
w
PP, Rev 3.8, May 2012
95
REGISTER BITS BY ADDRESS
Notes:
1. Default values of N/A indicate non-latched data bits (e.g. software reset or volume update bits).
2. Register bits marked as "Reserved" should not be changed from the default.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
0 (00h)
[8:0]
RESET
N/A
Software reset
Resetting the
Chip
1 (01h)
8
BUFDCOPEN
0
Dedicated buffer for DC level shifting output stages
when in 1.5x gain boost configuration.
0=Buffer disabled
1=Buffer enabled (required for 1.5x gain boost)
Analogue
Outputs
7
OUT4MIXEN
0
OUT4 mixer enable
0=disabled
1=enabled
Power
Management
6
OUT3MIXEN
0
OUT3 mixer enable
0=disabled
1=enabled
Power
Management
5
PLLEN
0
PLL enable
0=PLL off
1=PLL on
Master Clock
and Phase
Locked Loop
(PLL)
4
MICBEN
0
Microphone Bias Enable
0 = OFF (high impedance output)
1 = ON
Input Signal
Path
3
BIASEN
0
Analogue amplifier bias control
0=disabled
1=enabled
Power
Management
2
BUFIOEN
0
Unused input/output tie off buffer enable
0=disabled
1=enabled
Power
Management
1:0
VMIDSEL
00
Reference string impedance to VMID pin
00=off (open circuit)
01=75kΩ
10=300kΩ
11=5kΩ
Power
Management
2 (02h)
8
ROUT1EN
0
ROUT1 output enable
0=disabled
1=enabled
Power
Management
7
LOUT1EN
0
LOUT1 output enable
0=disabled
1=enabled
Power
Management
6
SLEEP
0
0 = normal device operation
1 = residual current reduced in device standby
mode
Power
Management
5
BOOSTENR
0
Right channel Input BOOST enable
0 = Boost stage OFF
1 = Boost stage ON
Power
Management
4
BOOSTENL
0
Left channel Input BOOST enable
0 = Boost stage OFF
1 = Boost stage ON
Power
Management
3
INPPGAENR
0
Right channel input PGA enable
0 = disabled
1 = enabled
Power
Management



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com