PXR40 datasheet(91/100 Pages) FREESCALE

91 / 100 page

Electrical characteristics

PXR40 Microcontroller Data Sheet, Rev. 1

Freescale Semiconductor

The DSPI in this device can be configured to serialize data to an external device that implements the Microsecond Bus protocol.

DSPI pins support 5 V logic levels or Low Voltage Differential Signalling (LVDS) for data and clock signals to improve high

speed operation.

Data Setup Time for Inputs

Master (MTFE = 0)

Slave

Master (MTFE = 1, CPHA = 0)8

Master (MTFE = 1, CPHA = 1)

tSUI

—

Data Hold Time for Inputs

Master (MTFE = 0)

Slave

Master (MTFE = 1, CPHA = 0)8

Master (MTFE = 1, CPHA = 1)

tHI

–3

—

Data Valid (after SCK edge)

Master (MTFE = 0)

Slave

Master (MTFE = 1, CPHA = 0)

Master (MTFE = 1, CPHA = 1)

tSUO

—

Data Hold Time for Outputs

Master (MTFE = 0)

Slave

Master (MTFE = 1, CPHA = 0)

Master (MTFE = 1, CPHA = 1)

tHO

–5

2.5

–5

—

1 DSPI timing specified at V

DD = 1.08 V to 1.32 V, VDDEH = 3.0 V to 5.5 V, VDD33 and VDDSYN = 3.0 V to 3.6 V, and TA =TL to TH

2 Speed is the nominal maximum frequency of platform clock (f

platf). Max speed is the maximum speed allowed including

frequency modulation (FM). 270 MHz parts allow for 264 Mhz for system core clock (fsys) + 2% FM.

3 The minimum DSPI Cycle Time restricts the baud rate selection for given system clock rate. These numbers are calculated

based on two devices communicating over a DSPI link.

4 The actual minimum SCK cycle time is limited by pad performance.

5 The maximum value is programmable in DSPI_CTARn[PSSCK] and DSPI_CTARn[CSSCK].

6 The maximum value is programmable in DSPI_CTARn[PASC] and DSPI_CTARn[ASC].

7 For example, external master should start SCK clock not earlier than 3 system clock periods after assertion SS

8 This number is calculated assuming the SMPL_PT bitfield in DSPI_MCR is set to 0b10.

Table 38. DSPI LVDS timing1, 2

1 These are typical values that are estimated from simulation.

2 See DSPI LVDS Pad related data in Table 14.

Characteristic

Symbol

Min

Max

Unit

LVDS Clock to Data/Chip Select Outputs

tLVDSDATA

–0.25 ×

tSCYC

+0.25 ×

tSCYC

Table 37. DSPI timing1 2 (continued)

Spec

Characteristic

Symbol

Peripheral Bus Freq: 132 MHz

Unit

Min

Max

PXR40 데이터시트(PDF) 91 Page - Freescale Semiconductor, Inc

PXR40 데이터시트(HTML) 91 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

데이터시트 다운로드

링크 URL