| 전자부품 데이터시트 검색엔진 |
|
PIC16F883-E/SO. 데이터시트(PDF) 270 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC16F883-E/SO. 데이터시트(HTML) 270 Page - Microchip Technology |
|
270 / 338 page ![]() PIC16F882/883/884/886/887 DS41291G-page 270 2006-2012 Microchip Technology Inc. FIGURE 17-12: EUSART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING TABLE 17-12: EUSART SYNCHRONOUS TRANSMISSION REQUIREMENTS FIGURE 17-13: EUSART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING TABLE 17-13: EUSART SYNCHRONOUS RECEIVE REQUIREMENTS Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C TA +125°C Param. No. Symbol Characteristic Min. Max. Units Conditions 120 TCKH2DT V SYNC XMIT (Master & Slave) Clock high to data-out valid —40 ns 121 TCKRF Clock out rise time and fall time (Master mode) — 20 ns 122 TDTRF Data-out rise time and fall time — 20 ns Standard Operating Conditions (unless otherwise stated) Operating Temperature -40°C TA +125°C Param. No. Symbol Characteristic Min. Max. Units Conditions 125 TDTV2CKL SYNC RCV (Master & Slave) Data-hold before CK (DT hold time) 10 — ns 126 TCKL2DTL Data-hold after CK (DT hold time) 15 — ns Note: Refer to Figure 17-3 for load conditions. 121 121 120 122 RC6/TX/CK RC7/RX/DT pin pin Note: Refer to Figure 17-3 for load conditions. 125 126 RC6/TX/CK RC7/RX/DT pin pin |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |