Z8018010VSC datasheet(44/85 Pages) ZILOG

44 / 85 page

Z80180

Microprocessor Unit

PS014004-1106

Architecture

Figure 27. ASCI Block Diagram

ASCI Registers

ASCI Transmit Shift Register 0 (TSR0, TSR1)—When the ASCI Transmit Shift

shifted out to the TxA pin. When transmission is completed, the next byte (if available) is

automatically loaded from TDR into TSR and the next transmission starts. If no data is

available for transmission, TSR IDLEs by outputting a continuous High level. This

ASCI Transmit Data Register 0,1 (TDR0, TDR1)— I/O

address = 06h, 07h. Data written to the ASCI Transmit Data Register is

transferred to the TSR as soon as TSR is empty. Data can be written while TSR is shifting out

the previous byte of data. The ASCI transmitter is double buffered.

ASCI Block Diagram

Internal Address/Data Bus

ASCI Transmit Data Register

Ch 0: TDR0

ASCI Transmit Shift Register*

Ch 0: TSR0

ASCI Receive Data FIFO

Ch 0: RDR0

ASCI Receive Shift Register*

Ch 0: RSR0 (8)

ASCI Control Register A

Ch 0: CNTLA0 (8)

ASCI Control Register B

Ch 0: CNTB0 (8)

ASCI Status Register

Ch 0: STAT0 (8)

ASCI Status FIFO

Ch 0

ASCI Transmit Data Register

Ch 1: TDR1

ASCI Transmit Shift Register*

Ch 1: TSR1

ASCI Receive Data FIFO

Ch 1: RDR1

ASCI Receive Shift Register*

Ch 1: RSR1 (8)

ASCI Control Register A

Ch 1: CNTLA1 (8)

ASCI Control Register B

Ch 1: CNTB1 (8)

ASCI Status Register

Ch 1: STAT1 (8)

ASCI Status FIFO

Ch 1

TXA0

RXA0

RTS0

CTS0

DCD0

TXA1

RXA1

CTS1

ASCI

Control

Baud Rate

Generator 0

Baud Rate

Generator 1

CKA0

CKA1

Note: *Not Program

Interrupt Request

Accessible.

Z8018010VSC 데이터시트(PDF) 44 Page - Zilog, Inc.

Z8018010VSC 데이터시트(HTML) 44 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85

데이터시트 다운로드

링크 URL