전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CDCM7005 데이터시트(PDF) 30 Page - Texas Instruments

부품명 CDCM7005
상세설명  3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

CDCM7005 데이터시트(HTML) 30 Page - Texas Instruments

Back Button CDCM7005_13 Datasheet HTML 26Page - Texas Instruments CDCM7005_13 Datasheet HTML 27Page - Texas Instruments CDCM7005_13 Datasheet HTML 28Page - Texas Instruments CDCM7005_13 Datasheet HTML 29Page - Texas Instruments CDCM7005_13 Datasheet HTML 30Page - Texas Instruments CDCM7005_13 Datasheet HTML 31Page - Texas Instruments CDCM7005_13 Datasheet HTML 32Page - Texas Instruments CDCM7005_13 Datasheet HTML 33Page - Texas Instruments CDCM7005_13 Datasheet HTML 34Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 45 page
background image
F0004-01
No
No
No
PLL
Out-of-Lock?
PLL-Lock
Output
Set?
3-State Charge-Pump
Reference Clock
Back?
64 PFD
Lock-Cycles
Yes
Yes
Yes
Charge-Pump is switched into 3-State.
P-divider and Yx output are at normal operation.
The Charge-Pump remains in 3-State
until the Reference Clock is back. The 1st
valid Reference Clock at the PFD releases
the Charge-Pump.
The PLL acquire 64 lock cycles to phase
align to the input clock.
Frequency Hold-Over Function works in
combination with the Analog Lock-Detect
function only!
Start
PLL is out-of-lock if the phase
difference of Reference Clock and
Feedback Clock at PFD are outside the
predefined Lock-Detect-Window or if a
frequency offset occurs.
PLL has to be in LOCK to start
HOLD-Function.
(The Analog Lock output is not reset by the first Out-of-
Lock event. It stays ‘High’ depending on the analog time
delay (output C-load). The time delay must be long enough
to assure proper HOLD function)
(The ‘PLL-Lock Output Set?’ enquiry can be bypassed by
setting the HOLDTR bit to [1] (Word 3, Bit 11)
CDCM7005
SCAS793E – JUNE 2005 – REVISED FEBRUARY 2013
www.ti.com
If logic low is applied to the HOLD pin, the charge pump will be switched to 3-state. After the HOLD pin is
released, the charge pump is switched back in to normal operation with the next valid reference clock cycle at
PRI_REF or SEC_REF and the next valid feedback clock cycle at the PFD. During HOLD, the P divider and all
outputs Yx are at normal operation.
HOLD-Over-Function: The PLL has to be in lock to start the HOLD function. It switches the charge pump in to 3-
State when an out-of-lock event occurs. It leaves the 3-state charge pump state when the reference clock is
back. Then it starts a locking sequence of 64 cycles before it goes back to the beginning of the HOLD-over loop.
The dedicated looking sequence and a digital phase alignment enable a fast lock.
Figure 22. Frequency HOLD-Over Function
30
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links :CDCM7005



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com